
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Mon Mar  3 11:22:41 2025
Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**ERROR: Design must be in memory before running "floorPlan"
Design must be in memory before running "floorPlan"
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/fullchip.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell fullchip
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Mar  3 11:23:12 2025
viaInitial ends at Mon Mar  3 11:23:12 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.55min, fe_mem=464.2M) ***
*** Begin netlist parsing (mem=464.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/fullchip.out.v'

*** Memory Usage v#1 (Current mem = 495.238M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=495.2M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 45125 stdCell insts.

*** Memory Usage v#1 (Current mem = 579.070M, initial mem = 149.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/fullchip.sdc' ...
Current (total cpu=0:00:14.0, real=0:00:34.0, peak res=332.8M, current mem=701.5M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=348.0M, current mem=718.7M)
Current (total cpu=0:00:14.1, real=0:00:34.0, peak res=348.0M, current mem=718.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1155.53 CPU=0:00:04.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.8  real=0:00:05.0  mem= 1155.5M) ***
*** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:06.0 totSessionCpu=0:00:25.4 mem=1155.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.869  | -0.869  | -0.005  |
|           TNS (ns):| -1707.5 | -1707.2 | -0.273  |
|    Violating Paths:|  2668   |  2618   |   50    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 9.02 sec
Total Real time: 9.0 sec
Total Memory Usage: 1049.363281 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
45125 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
45125 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1049.4M) ***
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> sroute
*** Begin SPECIAL ROUTE on Mon Mar  3 11:23:45 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-19.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1934.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 148 used
Read in 148 components
  148 core components: 148 unplaced, 0 placed, 0 fixed
Read in 331 logical pins
Read in 331 nets
Read in 2 special nets, 2 routed
Read in 296 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 752
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 376
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1947.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 100 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Mon Mar  3 11:23:45 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Mar  3 11:23:45 2025

sroute post-processing starts at Mon Mar  3 11:23:45 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Mar  3 11:23:45 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 13.25 megs
sroute: Total Peak Memory used = 1062.62 megs
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 20 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M2 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 67 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:00.3,real: 0:00:00.0, mem: 1216.7M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 20 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 12 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 67 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:01.0,real: 0:00:01.0, mem: 1216.7M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 20 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 10 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 68 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:01.1,real: 0:00:01.0, mem: 1216.7M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 20 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 5 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 68 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:01.0,real: 0:00:01.0, mem: 1216.7M) ***
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M1 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 20 -skip_via_on_pin Standardcell -stacked_via_top_layer M8 -padcore_ring_top_layer_limit M1 -spacing 1.8 -xleft_offset 5 -merge_stripes_value 0.1 -layer M4 -block_ring_bottom_layer_limit M1 -width 1.8 -area {} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.90, 1.00) (15.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (35.90, 1.00) (35.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (55.90, 1.00) (55.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (75.90, 1.00) (75.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (95.90, 1.00) (95.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (115.90, 1.00) (115.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (135.90, 1.00) (135.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (155.90, 1.00) (155.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (175.90, 1.00) (175.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (195.90, 1.00) (195.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (215.90, 1.00) (215.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (235.90, 1.00) (235.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (255.90, 1.00) (255.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (275.90, 1.00) (275.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (295.90, 1.00) (295.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (315.90, 1.00) (315.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (335.90, 1.00) (335.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (355.90, 1.00) (355.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (375.90, 1.00) (375.90, 694.00) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (395.90, 1.00) (395.90, 694.00) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete; vias are now being generated.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1216.9M) ***
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} {mem_in[64]} {mem_in[65]} {mem_in[66]} {mem_in[67]} {mem_in[68]} {mem_in[69]} {mem_in[70]} {mem_in[71]} {mem_in[72]} {mem_in[73]} {mem_in[74]} {mem_in[75]} {mem_in[76]} {mem_in[77]} {mem_in[78]} {mem_in[79]} {mem_in[80]} {mem_in[81]} {mem_in[82]} {mem_in[83]} {mem_in[84]} {mem_in[85]} {mem_in[86]} {mem_in[87]} {mem_in[88]} {mem_in[89]} {mem_in[90]} {mem_in[91]} {mem_in[92]} {mem_in[93]} {mem_in[94]} {mem_in[95]} {mem_in[96]} {mem_in[97]} {mem_in[98]} {mem_in[99]} {mem_in[100]} {mem_in[101]} {mem_in[102]} {mem_in[103]} {mem_in[104]} {mem_in[105]} {mem_in[106]} {mem_in[107]} {mem_in[108]} {mem_in[109]} {mem_in[110]} {mem_in[111]} {mem_in[112]} {mem_in[113]} {mem_in[114]} {mem_in[115]} {mem_in[116]} {mem_in[117]} {mem_in[118]} {mem_in[119]} {mem_in[120]} {mem_in[121]} {mem_in[122]} {mem_in[123]} {mem_in[124]} {mem_in[125]} {mem_in[126]} {mem_in[127]} reset}
Successfully spread [147] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    331 |    147 |     184 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
invalid command name "fixPins"
<CMD> legalizePin

Start pin legalization for the partition [fullchip]:
Moving Pin [sum_out[23]] to LEGAL location ( 530.700    0.000 2 )
Moving Pin [sum_out[22]] to LEGAL location ( 528.700    0.000 2 )
Moving Pin [sum_out[21]] to LEGAL location ( 526.700    0.000 2 )
Moving Pin [sum_out[20]] to LEGAL location ( 524.700    0.000 2 )
Moving Pin [sum_out[19]] to LEGAL location ( 522.700    0.000 2 )
Moving Pin [sum_out[18]] to LEGAL location ( 520.700    0.000 2 )
Moving Pin [sum_out[17]] to LEGAL location ( 518.700    0.000 2 )
Moving Pin [sum_out[16]] to LEGAL location ( 516.700    0.000 2 )
Moving Pin [sum_out[15]] to LEGAL location ( 514.700    0.000 2 )
Moving Pin [sum_out[14]] to LEGAL location ( 512.700    0.000 2 )
Moving Pin [sum_out[13]] to LEGAL location ( 510.700    0.000 2 )
Moving Pin [sum_out[12]] to LEGAL location ( 508.700    0.000 2 )
Moving Pin [sum_out[11]] to LEGAL location ( 506.700    0.000 2 )
Moving Pin [sum_out[10]] to LEGAL location ( 504.700    0.000 2 )
Moving Pin [sum_out[9]] to LEGAL location ( 502.700    0.000 2 )
Moving Pin [sum_out[8]] to LEGAL location ( 500.700    0.000 2 )
Moving Pin [sum_out[7]] to LEGAL location ( 498.700    0.000 2 )
Moving Pin [sum_out[6]] to LEGAL location ( 496.700    0.000 2 )
Moving Pin [sum_out[5]] to LEGAL location ( 494.700    0.000 2 )
Moving Pin [sum_out[4]] to LEGAL location ( 492.700    0.000 2 )
Moving Pin [sum_out[3]] to LEGAL location ( 490.700    0.000 2 )
Moving Pin [sum_out[2]] to LEGAL location ( 488.700    0.000 2 )
Moving Pin [sum_out[1]] to LEGAL location ( 486.700    0.000 2 )
Moving Pin [sum_out[0]] to LEGAL location ( 484.700    0.000 2 )
Moving Pin [out[159]] to LEGAL location ( 482.700    0.000 2 )
Moving Pin [out[158]] to LEGAL location ( 480.700    0.000 2 )
Moving Pin [out[157]] to LEGAL location ( 478.700    0.000 2 )
Moving Pin [out[156]] to LEGAL location ( 476.700    0.000 2 )
Moving Pin [out[155]] to LEGAL location ( 474.700    0.000 2 )
Moving Pin [out[154]] to LEGAL location ( 472.700    0.000 2 )
Moving Pin [out[153]] to LEGAL location ( 470.700    0.000 2 )
Moving Pin [out[152]] to LEGAL location ( 468.700    0.000 2 )
Moving Pin [out[151]] to LEGAL location ( 466.700    0.000 2 )
Moving Pin [out[150]] to LEGAL location ( 464.700    0.000 2 )
Moving Pin [out[149]] to LEGAL location ( 462.700    0.000 2 )
Moving Pin [out[148]] to LEGAL location ( 460.700    0.000 2 )
Moving Pin [out[147]] to LEGAL location ( 458.700    0.000 2 )
Moving Pin [out[146]] to LEGAL location ( 456.700    0.000 2 )
Moving Pin [out[145]] to LEGAL location ( 454.700    0.000 2 )
Moving Pin [out[144]] to LEGAL location ( 452.700    0.000 2 )
Moving Pin [out[143]] to LEGAL location ( 450.700    0.000 2 )
Moving Pin [out[142]] to LEGAL location ( 448.700    0.000 2 )
Moving Pin [out[141]] to LEGAL location ( 446.700    0.000 2 )
Moving Pin [out[140]] to LEGAL location ( 444.700    0.000 2 )
Moving Pin [out[139]] to LEGAL location ( 442.700    0.000 2 )
Moving Pin [out[138]] to LEGAL location ( 440.700    0.000 2 )
Moving Pin [out[137]] to LEGAL location ( 438.700    0.000 2 )
Moving Pin [out[136]] to LEGAL location ( 436.700    0.000 2 )
Moving Pin [out[135]] to LEGAL location ( 434.700    0.000 2 )
Moving Pin [out[134]] to LEGAL location ( 432.700    0.000 2 )
Moving Pin [out[133]] to LEGAL location ( 430.700    0.000 2 )
Moving Pin [out[132]] to LEGAL location ( 428.700    0.000 2 )
Moving Pin [out[131]] to LEGAL location ( 426.700    0.000 2 )
Moving Pin [out[130]] to LEGAL location ( 424.700    0.000 2 )
Moving Pin [out[129]] to LEGAL location ( 422.700    0.000 2 )
Moving Pin [out[128]] to LEGAL location ( 420.700    0.000 2 )
Moving Pin [out[127]] to LEGAL location ( 418.700    0.000 2 )
Moving Pin [out[126]] to LEGAL location ( 416.700    0.000 2 )
Moving Pin [out[125]] to LEGAL location ( 414.700    0.000 2 )
Moving Pin [out[124]] to LEGAL location ( 412.700    0.000 2 )
Moving Pin [out[123]] to LEGAL location ( 410.700    0.000 2 )
Moving Pin [out[122]] to LEGAL location ( 408.700    0.000 2 )
Moving Pin [out[121]] to LEGAL location ( 406.700    0.000 2 )
Moving Pin [out[120]] to LEGAL location ( 404.700    0.000 2 )
Moving Pin [out[119]] to LEGAL location ( 402.700    0.000 2 )
Moving Pin [out[118]] to LEGAL location ( 400.700    0.000 2 )
Moving Pin [out[117]] to LEGAL location ( 398.700    0.000 2 )
Moving Pin [out[116]] to LEGAL location ( 396.700    0.000 2 )
Moving Pin [out[115]] to LEGAL location ( 394.700    0.000 2 )
Moving Pin [out[114]] to LEGAL location ( 392.700    0.000 2 )
Moving Pin [out[113]] to LEGAL location ( 390.700    0.000 2 )
Moving Pin [out[112]] to LEGAL location ( 388.700    0.000 2 )
Moving Pin [out[111]] to LEGAL location ( 386.700    0.000 2 )
Moving Pin [out[110]] to LEGAL location ( 384.700    0.000 2 )
Moving Pin [out[109]] to LEGAL location ( 382.700    0.000 2 )
Moving Pin [out[108]] to LEGAL location ( 380.700    0.000 2 )
Moving Pin [out[107]] to LEGAL location ( 378.700    0.000 2 )
Moving Pin [out[106]] to LEGAL location ( 376.700    0.000 2 )
Moving Pin [out[105]] to LEGAL location ( 374.700    0.000 2 )
Moving Pin [out[104]] to LEGAL location ( 372.700    0.000 2 )
Moving Pin [out[103]] to LEGAL location ( 370.700    0.000 2 )
Moving Pin [out[102]] to LEGAL location ( 368.700    0.000 2 )
Moving Pin [out[101]] to LEGAL location ( 366.700    0.000 2 )
Moving Pin [out[100]] to LEGAL location ( 364.700    0.000 2 )
Moving Pin [out[99]] to LEGAL location ( 362.700    0.000 2 )
Moving Pin [out[98]] to LEGAL location ( 360.700    0.000 2 )
Moving Pin [out[97]] to LEGAL location ( 358.700    0.000 2 )
Moving Pin [out[96]] to LEGAL location ( 356.700    0.000 2 )
Moving Pin [out[95]] to LEGAL location ( 354.700    0.000 2 )
Moving Pin [out[94]] to LEGAL location ( 352.700    0.000 2 )
Moving Pin [out[93]] to LEGAL location ( 350.700    0.000 2 )
Moving Pin [out[92]] to LEGAL location ( 348.700    0.000 2 )
Moving Pin [out[91]] to LEGAL location ( 346.700    0.000 2 )
Moving Pin [out[90]] to LEGAL location ( 344.700    0.000 2 )
Moving Pin [out[89]] to LEGAL location ( 342.700    0.000 2 )
Moving Pin [out[88]] to LEGAL location ( 340.700    0.000 2 )
Moving Pin [out[87]] to LEGAL location ( 338.700    0.000 2 )
Moving Pin [out[86]] to LEGAL location ( 336.700    0.000 2 )
Moving Pin [out[85]] to LEGAL location ( 334.700    0.000 2 )
Moving Pin [out[84]] to LEGAL location ( 332.700    0.000 2 )
Moving Pin [out[83]] to LEGAL location ( 330.700    0.000 2 )
Moving Pin [out[82]] to LEGAL location ( 328.700    0.000 2 )
Moving Pin [out[81]] to LEGAL location ( 326.700    0.000 2 )
Moving Pin [out[80]] to LEGAL location ( 324.700    0.000 2 )
Moving Pin [out[79]] to LEGAL location ( 322.700    0.000 2 )
Moving Pin [out[78]] to LEGAL location ( 320.700    0.000 2 )
Moving Pin [out[77]] to LEGAL location ( 318.700    0.000 2 )
Moving Pin [out[76]] to LEGAL location ( 316.700    0.000 2 )
Moving Pin [out[75]] to LEGAL location ( 314.700    0.000 2 )
Moving Pin [out[74]] to LEGAL location ( 312.700    0.000 2 )
Moving Pin [out[73]] to LEGAL location ( 310.700    0.000 2 )
Moving Pin [out[72]] to LEGAL location ( 308.700    0.000 2 )
Moving Pin [out[71]] to LEGAL location ( 306.700    0.000 2 )
Moving Pin [out[70]] to LEGAL location ( 304.700    0.000 2 )
Moving Pin [out[69]] to LEGAL location ( 302.700    0.000 2 )
Moving Pin [out[68]] to LEGAL location ( 300.700    0.000 2 )
Moving Pin [out[67]] to LEGAL location ( 298.700    0.000 2 )
Moving Pin [out[66]] to LEGAL location ( 296.700    0.000 2 )
Moving Pin [out[65]] to LEGAL location ( 294.700    0.000 2 )
Moving Pin [out[64]] to LEGAL location ( 292.700    0.000 2 )
Moving Pin [out[63]] to LEGAL location ( 290.700    0.000 2 )
Moving Pin [out[62]] to LEGAL location ( 288.700    0.000 2 )
Moving Pin [out[61]] to LEGAL location ( 286.700    0.000 2 )
Moving Pin [out[60]] to LEGAL location ( 284.700    0.000 2 )
Moving Pin [out[59]] to LEGAL location ( 282.700    0.000 2 )
Moving Pin [out[58]] to LEGAL location ( 280.700    0.000 2 )
Moving Pin [out[57]] to LEGAL location ( 278.700    0.000 2 )
Moving Pin [out[56]] to LEGAL location ( 276.700    0.000 2 )
Moving Pin [out[55]] to LEGAL location ( 274.700    0.000 2 )
Moving Pin [out[54]] to LEGAL location ( 272.700    0.000 2 )
Moving Pin [out[53]] to LEGAL location ( 270.700    0.000 2 )
Moving Pin [out[52]] to LEGAL location ( 268.700    0.000 2 )
Moving Pin [out[51]] to LEGAL location ( 266.700    0.000 2 )
Moving Pin [out[50]] to LEGAL location ( 264.700    0.000 2 )
Moving Pin [out[49]] to LEGAL location ( 262.700    0.000 2 )
Moving Pin [out[48]] to LEGAL location ( 260.700    0.000 2 )
Moving Pin [out[47]] to LEGAL location ( 258.700    0.000 2 )
Moving Pin [out[46]] to LEGAL location ( 256.700    0.000 2 )
Moving Pin [out[45]] to LEGAL location ( 254.700    0.000 2 )
Moving Pin [out[44]] to LEGAL location ( 252.700    0.000 2 )
Moving Pin [out[43]] to LEGAL location ( 250.700    0.000 2 )
Moving Pin [out[42]] to LEGAL location ( 248.700    0.000 2 )
Moving Pin [out[41]] to LEGAL location ( 246.700    0.000 2 )
Moving Pin [out[40]] to LEGAL location ( 244.700    0.000 2 )
Moving Pin [out[39]] to LEGAL location ( 242.700    0.000 2 )
Moving Pin [out[38]] to LEGAL location ( 240.700    0.000 2 )
Moving Pin [out[37]] to LEGAL location ( 238.700    0.000 2 )
Moving Pin [out[36]] to LEGAL location ( 236.700    0.000 2 )
Moving Pin [out[35]] to LEGAL location ( 234.700    0.000 2 )
Moving Pin [out[34]] to LEGAL location ( 232.700    0.000 2 )
Moving Pin [out[33]] to LEGAL location ( 230.700    0.000 2 )
Moving Pin [out[32]] to LEGAL location ( 228.700    0.000 2 )
Moving Pin [out[31]] to LEGAL location ( 226.700    0.000 2 )
Moving Pin [out[30]] to LEGAL location ( 224.700    0.000 2 )
Moving Pin [out[29]] to LEGAL location ( 222.700    0.000 2 )
Moving Pin [out[28]] to LEGAL location ( 220.700    0.000 2 )
Moving Pin [out[27]] to LEGAL location ( 218.700    0.000 2 )
Moving Pin [out[26]] to LEGAL location ( 216.700    0.000 2 )
Moving Pin [out[25]] to LEGAL location ( 214.700    0.000 2 )
Moving Pin [out[24]] to LEGAL location ( 212.700    0.000 2 )
Moving Pin [out[23]] to LEGAL location ( 210.700    0.000 2 )
Moving Pin [out[22]] to LEGAL location ( 208.700    0.000 2 )
Moving Pin [out[21]] to LEGAL location ( 206.700    0.000 2 )
Moving Pin [out[20]] to LEGAL location ( 204.700    0.000 2 )
Moving Pin [out[19]] to LEGAL location ( 202.700    0.000 2 )
Moving Pin [out[18]] to LEGAL location ( 200.700    0.000 2 )
Moving Pin [out[17]] to LEGAL location ( 198.700    0.000 2 )
Moving Pin [out[16]] to LEGAL location ( 196.700    0.000 2 )
Moving Pin [out[15]] to LEGAL location ( 194.700    0.000 2 )
Moving Pin [out[14]] to LEGAL location ( 192.700    0.000 2 )
Moving Pin [out[13]] to LEGAL location ( 190.700    0.000 2 )
Moving Pin [out[12]] to LEGAL location ( 188.700    0.000 2 )
Moving Pin [out[11]] to LEGAL location ( 186.700    0.000 2 )
Moving Pin [out[10]] to LEGAL location ( 184.700    0.000 2 )
Moving Pin [out[9]] to LEGAL location ( 182.700    0.000 2 )
Moving Pin [out[8]] to LEGAL location ( 180.700    0.000 2 )
Moving Pin [out[7]] to LEGAL location ( 178.700    0.000 2 )
Moving Pin [out[6]] to LEGAL location ( 176.700    0.000 2 )
Moving Pin [out[5]] to LEGAL location ( 174.700    0.000 2 )
Moving Pin [out[4]] to LEGAL location ( 172.700    0.000 2 )
Moving Pin [out[3]] to LEGAL location ( 170.700    0.000 2 )
Moving Pin [out[2]] to LEGAL location ( 168.700    0.000 2 )
Moving Pin [out[1]] to LEGAL location ( 166.700    0.000 2 )
Moving Pin [out[0]] to LEGAL location ( 164.700    0.000 2 )
Summary report for top level: [fullchip] 
	Total Pads                         : 0
	Total Pins                         : 331
	Legally Assigned Pins              : 331
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
184 pin(s) of the Partition fullchip were legalized.
End pin legalization for the partition [fullchip].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 2 -spreadType center -spacing 2.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
Successfully spread [184] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> checkPinAssignment
Checking pins of top cell fullchip ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
fullchip    |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    331 |    331 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1216.9M).
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1216.9M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.13105 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1345.13 CPU=0:00:04.7 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.3  real=0:00:06.0  mem= 1345.1M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:08.0) (Real : 0:00:08.0) (mem : 1345.1M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 873 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD6' removed
*       :      6 instances of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :     16 instances of type 'INVD2' removed
*       :     32 instances of type 'INVD1' removed
*       :     19 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND6' removed
*       :      1 instance  of type 'CKND4' removed
*       :      2 instances of type 'CKND3' removed
*       :     22 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD8' removed
*       :      4 instances of type 'CKBD6' removed
*       :    383 instances of type 'CKBD4' removed
*       :      9 instances of type 'CKBD3' removed
*       :     25 instances of type 'CKBD2' removed
*       :     39 instances of type 'CKBD1' removed
*       :     21 instances of type 'BUFFD8' removed
*       :      5 instances of type 'BUFFD6' removed
*       :      9 instances of type 'BUFFD4' removed
*       :     61 instances of type 'BUFFD3' removed
*       :    165 instances of type 'BUFFD2' removed
*       :     45 instances of type 'BUFFD1' removed
*       :      3 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:01.5) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=44268 (0 fixed + 44268 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=48821 #term=174573 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=331, #floatPin=0
stdCell: 44268 single + 0 double + 0 multi
Total standard cell length = 125.3886 (mm), area = 0.2257 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.496.
Density for the design = 0.496.
       = stdcell_area 626943 sites (225699 um^2) / alloc_area 1263294 sites (454786 um^2).
Pin Density = 0.1378.
            = total # of pins 174573 / total area 1266750.
*Internal placement parameters: * | 15 | 0x000555
End delay calculation. (MEM=1364.21 CPU=0:00:04.6 REAL=0:00:05.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.009e+05 (1.15e+05 8.54e+04)
              Est.  stn bbox = 2.884e+05 (1.83e+05 1.05e+05)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1364.2M
Iteration  2: Total net bbox = 2.970e+05 (1.15e+05 1.81e+05)
              Est.  stn bbox = 4.767e+05 (1.83e+05 2.93e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1364.2M
Iteration  3: Total net bbox = 3.667e+05 (1.80e+05 1.86e+05)
              Est.  stn bbox = 5.899e+05 (2.91e+05 2.99e+05)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 1307.0M
Iteration  4: Total net bbox = 4.197e+05 (1.69e+05 2.51e+05)
              Est.  stn bbox = 6.631e+05 (2.72e+05 3.91e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1307.0M
End delay calculation. (MEM=1390.05 CPU=0:00:04.6 REAL=0:00:05.0)
Iteration  5: Total net bbox = 1.203e+06 (5.86e+05 6.16e+05)
              Est.  stn bbox = 1.574e+06 (7.47e+05 8.27e+05)
              cpu = 0:00:21.7 real = 0:00:22.0 mem = 1390.1M
Iteration  6: Total net bbox = 8.670e+05 (3.77e+05 4.90e+05)
              Est.  stn bbox = 1.202e+06 (5.21e+05 6.82e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 1390.1M
End delay calculation. (MEM=1390.05 CPU=0:00:04.5 REAL=0:00:04.0)
Iteration  7: Total net bbox = 9.389e+05 (4.49e+05 4.90e+05)
              Est.  stn bbox = 1.282e+06 (6.00e+05 6.82e+05)
              cpu = 0:00:09.9 real = 0:00:10.0 mem = 1390.1M
Iteration  8: Total net bbox = 1.038e+06 (4.49e+05 5.89e+05)
              Est.  stn bbox = 1.390e+06 (6.00e+05 7.89e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1390.1M
End delay calculation. (MEM=1390.05 CPU=0:00:04.8 REAL=0:00:04.0)
Iteration  9: Total net bbox = 1.069e+06 (4.80e+05 5.89e+05)
              Est.  stn bbox = 1.426e+06 (6.37e+05 7.89e+05)
              cpu = 0:00:10.9 real = 0:00:11.0 mem = 1390.2M
Iteration 10: Total net bbox = 1.107e+06 (4.80e+05 6.27e+05)
              Est.  stn bbox = 1.469e+06 (6.37e+05 8.33e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1390.2M
End delay calculation. (MEM=1390.18 CPU=0:00:04.8 REAL=0:00:05.0)
Iteration 11: Total net bbox = 1.124e+06 (4.97e+05 6.27e+05)
              Est.  stn bbox = 1.490e+06 (6.58e+05 8.33e+05)
              cpu = 0:00:10.4 real = 0:00:11.0 mem = 1390.2M
Iteration 12: Total net bbox = 1.145e+06 (4.97e+05 6.48e+05)
              Est.  stn bbox = 1.514e+06 (6.58e+05 8.56e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1390.2M
End delay calculation. (MEM=1390.18 CPU=0:00:04.7 REAL=0:00:05.0)
Iteration 13: Total net bbox = 1.153e+06 (4.97e+05 6.56e+05)
              Est.  stn bbox = 1.522e+06 (6.58e+05 8.64e+05)
              cpu = 0:00:10.8 real = 0:00:10.0 mem = 1390.2M
Iteration 14: Total net bbox = 1.160e+06 (4.97e+05 6.63e+05)
              Est.  stn bbox = 1.530e+06 (6.58e+05 8.72e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 1390.2M
Iteration 15: Total net bbox = 1.160e+06 (4.97e+05 6.63e+05)
              Est.  stn bbox = 1.529e+06 (6.58e+05 8.71e+05)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1390.2M
Iteration 16: Total net bbox = 1.239e+06 (5.70e+05 6.69e+05)
              Est.  stn bbox = 1.610e+06 (7.32e+05 8.77e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1390.2M
*** cost = 1.239e+06 (5.70e+05 6.69e+05) (cpu for global=0:01:28) real=0:01:28***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:03:10 mem=1257.4M) ***
Total net bbox length = 1.239e+06 (5.702e+05 6.691e+05) (ext = 4.043e+04)
Move report: Detail placement moves 41670 insts, mean move: 2.51 um, max move: 46.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1762): (162.40, 429.40) --> (208.80, 429.40)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:07.0 MEM: 1285.7MB
Summary Report:
Instances move: 41670 (out of 44268 movable)
Mean displacement: 2.51 um
Max displacement: 46.40 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1762) (162.4, 429.4) -> (208.8, 429.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
Total net bbox length = 1.202e+06 (5.281e+05 6.742e+05) (ext = 3.978e+04)
Runtime: CPU: 0:00:07.8 REAL: 0:00:07.0 MEM: 1285.7MB
*** Finished refinePlace (0:03:18 mem=1285.7M) ***
*** Finished Initial Placement (cpu=0:01:43, real=0:01:44, mem=1285.7M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=39592 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=48821  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 48821 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 48821 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 1.486478e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 174242
[NR-eagl] Layer2(M2)(V) length: 4.265227e+05um, number of vias: 245641
[NR-eagl] Layer3(M3)(H) length: 5.036503e+05um, number of vias: 29413
[NR-eagl] Layer4(M4)(V) length: 2.367405e+05um, number of vias: 14705
[NR-eagl] Layer5(M5)(H) length: 1.718430e+05um, number of vias: 10171
[NR-eagl] Layer6(M6)(V) length: 1.670072e+05um, number of vias: 470
[NR-eagl] Layer7(M7)(H) length: 5.029396e+03um, number of vias: 362
[NR-eagl] Layer8(M8)(V) length: 1.219380e+04um, number of vias: 0
[NR-eagl] Total length: 1.522987e+06um, number of vias: 475004
[NR-eagl] End Peak syMemory usage = 1352.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.17 seconds
**placeDesign ... cpu = 0: 1:55, real = 0: 1:55, mem = 1326.6M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1334.6M, totSessionCpu=0:03:23 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1334.6M)
Extraction called for design 'fullchip' of instances=44268 and nets=48998 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1334.582M)
** Profile ** Start :  cpu=0:00:00.0, mem=1334.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1334.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1462.57 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 1462.6M) ***
*** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:08.0 totSessionCpu=0:03:32 mem=1462.6M)
** Profile ** Overall slacks :  cpu=0:00:08.6, mem=1462.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1462.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -11.597 |
|           TNS (ns):|-53445.7 |
|    Violating Paths:|  15851  |
|          All Paths:|  19592  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    444 (444)     |   -0.612   |    444 (444)     |
|   max_tran     |   475 (23992)    |  -10.803   |   475 (23992)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.492%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1462.6M
**optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 1386.3M, totSessionCpu=0:03:33 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1386.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1386.3M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 44268

Instance distribution across the VT partitions:

 LVT : inst = 13860 (31.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13860 (31.3%)

 HVT : inst = 30384 (68.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 30384 (68.6%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  48821
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1161.08MB/1161.08MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1161.19MB/1161.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1161.23MB/1161.23MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 11:30:59 (2025-Mar-03 19:30:59 GMT)
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 10%
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 20%
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 30%
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 40%
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 50%
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 60%
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 70%
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 80%
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 90%

Finished Levelizing
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT)

Starting Activity Propagation
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 10%
2025-Mar-03 11:31:00 (2025-Mar-03 19:31:00 GMT): 20%

Finished Activity Propagation
2025-Mar-03 11:31:01 (2025-Mar-03 19:31:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1163.09MB/1163.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 11:31:01 (2025-Mar-03 19:31:01 GMT)
 ... Calculating leakage power
2025-Mar-03 11:31:01 (2025-Mar-03 19:31:01 GMT): 10%
2025-Mar-03 11:31:01 (2025-Mar-03 19:31:01 GMT): 20%
2025-Mar-03 11:31:01 (2025-Mar-03 19:31:01 GMT): 30%
2025-Mar-03 11:31:01 (2025-Mar-03 19:31:01 GMT): 40%

Finished Calculating power
2025-Mar-03 11:31:02 (2025-Mar-03 19:31:02 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1163.25MB/1163.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1163.25MB/1163.25MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1163.28MB/1163.28MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 11:31:02 (2025-Mar-03 19:31:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.97549955
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.7316       37.03
Macro                                  0           0
IO                             1.824e-05   0.0009233
Combinational                      1.244       62.97
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.975         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.975         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Total Cap: 	3.94496e-10 F
* 		Total instances in design: 44268
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.9755 mW
Cell usage statistics:  
Library tcbn65gpluswc , 44268 cells ( 100.000000%) , 1.9755 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1163.29MB/1163.29MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -11.697 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 1.960 mW
Resizable instances =  44244 (99.9%), leakage = 1.960 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =  13860 (31.3%), lkg = 0.565 mW (28.8%)
   -ve slk =  13860 (31.3%), lkg = 0.565 mW (28.8%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  30384 (68.6%), lkg = 1.395 mW (71.2%)
   -ve slk =  30212 (68.2%), lkg = 1.393 mW (71.1%)

OptMgr: Begin forced downsizing
OptMgr: 12621 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -15.666 ns
OptMgr: 3725 (30%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -11.877 ns

Design leakage power (state independent) = 1.848 mW
Resizable instances =  44244 (99.9%), leakage = 1.848 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   6399 (14.5%), lkg = 0.319 mW (17.2%)
   -ve slk =   6399 (14.5%), lkg = 0.319 mW (17.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  37845 (85.5%), lkg = 1.530 mW (82.8%)
   -ve slk =  37673 (85.1%), lkg = 1.528 mW (82.7%)


Summary: cell sizing

 8896 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       8896       8896

   26 instances changed cell type from       AN2XD1   to    CKAN2D0
  369 instances changed cell type from       AO21D1   to     AO21D0
    2 instances changed cell type from      AOI21D1   to    AOI21D0
    2 instances changed cell type from      CKAN2D1   to    CKAN2D0
  539 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  203 instances changed cell type from      CKND2D1   to    CKND2D0
  331 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
  122 instances changed cell type from       IND2D1   to     IND2D0
    1 instances changed cell type from       IND3D1   to     IND3D0
  183 instances changed cell type from       INR2D1   to     INR2D0
   15 instances changed cell type from       INR2D1   to    INR2XD0
   68 instances changed cell type from       INR2D2   to    INR2XD1
   63 instances changed cell type from      INR2XD0   to     INR2D0
  253 instances changed cell type from        INVD1   to      CKND0
    6 instances changed cell type from      IOA21D1   to    IOA21D0
   16 instances changed cell type from     MOAI22D1   to   MOAI22D0
   36 instances changed cell type from        ND2D0   to    CKND2D0
  119 instances changed cell type from        ND2D1   to    CKND2D0
  107 instances changed cell type from        ND2D2   to    CKND2D2
   30 instances changed cell type from        ND2D3   to    CKND2D3
   85 instances changed cell type from        ND2D4   to    CKND2D4
    8 instances changed cell type from        ND2D8   to    CKND2D8
    3 instances changed cell type from        ND3D1   to      ND3D0
    1 instances changed cell type from        ND4D1   to      ND4D0
   35 instances changed cell type from        NR2D1   to      NR2D0
   78 instances changed cell type from        NR2D1   to     NR2XD0
   70 instances changed cell type from        NR2D2   to     NR2XD1
    2 instances changed cell type from        NR2D4   to     NR2XD2
    1 instances changed cell type from        NR2D8   to     NR2XD4
   52 instances changed cell type from       NR2XD0   to      NR2D0
   31 instances changed cell type from       OA21D1   to     OA21D0
    6 instances changed cell type from     OAI211D1   to   OAI211D0
   29 instances changed cell type from      OAI21D1   to    OAI21D0
 1742 instances changed cell type from      OAI22D1   to    OAI22D0
   34 instances changed cell type from        OR2D1   to      OR2D0
    4 instances changed cell type from       OR2XD1   to      OR2D0
 4167 instances changed cell type from       XNR2D1   to     XNR2D0
    3 instances changed cell type from       XNR3D1   to     XNR3D0
   54 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 8896



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.65MB/1198.65MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.65MB/1198.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.65MB/1198.65MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT)
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT): 10%
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT): 20%
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT): 30%
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT): 40%
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT): 50%
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT): 60%
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT): 70%
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT): 80%
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT): 90%

Finished Levelizing
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT)

Starting Activity Propagation
2025-Mar-03 11:31:19 (2025-Mar-03 19:31:19 GMT)
2025-Mar-03 11:31:20 (2025-Mar-03 19:31:20 GMT): 10%
2025-Mar-03 11:31:20 (2025-Mar-03 19:31:20 GMT): 20%

Finished Activity Propagation
2025-Mar-03 11:31:21 (2025-Mar-03 19:31:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total)=1206.09MB/1206.09MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 11:31:21 (2025-Mar-03 19:31:21 GMT)
 ... Calculating leakage power
2025-Mar-03 11:31:21 (2025-Mar-03 19:31:21 GMT): 10%
2025-Mar-03 11:31:21 (2025-Mar-03 19:31:21 GMT): 20%
2025-Mar-03 11:31:21 (2025-Mar-03 19:31:21 GMT): 30%
2025-Mar-03 11:31:22 (2025-Mar-03 19:31:22 GMT): 40%

Finished Calculating power
2025-Mar-03 11:31:22 (2025-Mar-03 19:31:22 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1206.09MB/1206.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1206.09MB/1206.09MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1206.09MB/1206.09MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 11:31:22 (2025-Mar-03 19:31:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.86308658
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.7316       39.27
Macro                                  0           0
IO                             1.824e-05    0.000979
Combinational                      1.131       60.73
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.863         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.863         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Total Cap: 	3.87728e-10 F
* 		Total instances in design: 44268
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.86309 mW
Cell usage statistics:  
Library tcbn65gpluswc , 44268 cells ( 100.000000%) , 1.86309 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1208.41MB/1208.41MB)

OptMgr: Leakage power optimization took: 24 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1590.5M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1590.5M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1590.5M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1590.5M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1590.5M)
CPU of: netlist preparation :0:00:00.1 (mem :1590.5M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1590.5M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 3166 out of 44268 instances
     #inst not ok to resize: 24
     #inst with no smaller cells: 32475
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -12.435  TNS Slack -69202.079 Density 48.43
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    48.43%|        -| -12.435|-69202.079|   0:00:00.0| 1684.8M|
|    48.43%|        7| -12.435|-69200.594|   0:00:02.0| 1684.8M|
|    48.43%|        7| -12.435|-69200.344|   0:00:01.0| 1684.8M|
|    48.43%|        6| -12.435|-69200.102|   0:00:00.0| 1684.8M|
|    48.43%|        4| -12.435|-69199.805|   0:00:01.0| 1684.8M|
|    48.43%|        1| -12.435|-69199.672|   0:00:00.0| 1684.8M|
|    48.42%|        1| -12.435|-69199.672|   0:00:01.0| 1684.8M|
|    48.14%|      934| -12.435|-69119.914|   0:00:06.0| 1684.8M|
|    48.13%|        5| -12.435|-69119.797|   0:00:01.0| 1684.8M|
|    48.13%|        0| -12.435|-69119.797|   0:00:00.0| 1684.8M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -12.435  TNS Slack -69119.798 Density 48.13
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.8) (real = 0:00:14.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1520.11M, totSessionCpu=0:04:22).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    48.13%|        -| -12.435|-69119.798|   0:00:00.0| 1655.8M|
|    48.13%|        -| -12.435|-69119.798|   0:00:00.0| 1655.8M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1655.8M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1240   | 31348   |  1130   |   1130  |     0   |     0   |     0   |     0   | -12.43 |          0|          0|          0|  48.13  |            |           |
|    16   |   654   |     5   |      5  |     0   |     0   |     0   |     0   | -2.69 |        671|          0|        847|  48.57  |   0:00:22.0|    1693.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.69 |          3|          0|         17|  48.57  |   0:00:00.0|    1693.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:23.0 real=0:00:23.0 mem=1693.2M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:33, real = 0:01:32, mem = 1529.4M, totSessionCpu=0:04:56 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.688  TNS Slack -13290.286 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.688|-13290.286|    48.57%|   0:00:00.0| 1678.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |          |          |            |        |          |         | q8_reg_15_/D                                       |
|  -2.604| -9040.615|    48.83%|   0:00:37.0| 1769.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q11_reg_15_/D                                      |
|  -2.604| -7103.343|    49.61%|   0:00:36.0| 1772.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q11_reg_15_/D                                      |
|  -2.604| -7103.343|    49.61%|   0:00:03.0| 1772.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q11_reg_15_/D                                      |
|  -1.977| -4649.096|    50.40%|   0:01:23.0| 1772.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.964| -4411.820|    50.71%|   0:00:34.0| 1794.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.964| -4096.474|    50.97%|   0:00:20.0| 1796.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.964| -4096.474|    50.97%|   0:00:02.0| 1796.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |          |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.813| -3765.673|    51.43%|   0:00:37.0| 1796.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.813| -3755.751|    51.48%|   0:00:21.0| 1774.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.813| -3773.835|    51.61%|   0:00:12.0| 1793.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.813| -3773.835|    51.61%|   0:00:02.0| 1793.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |          |          |            |        |          |         | q9_reg_15_/D                                       |
|  -1.764| -3661.172|    51.92%|   0:00:16.0| 1793.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.764| -3664.647|    51.92%|   0:00:13.0| 1793.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.764| -3660.973|    51.98%|   0:00:07.0| 1793.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.764| -3660.973|    51.98%|   0:00:03.0| 1793.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.764| -3638.393|    52.09%|   0:00:09.0| 1793.9M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.764| -3631.459|    51.98%|   0:00:17.0| 1776.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_16_/D                                       |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:05:52 real=0:05:52 mem=1776.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:05:52 real=0:05:52 mem=1776.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 101 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.764  TNS Slack -3631.459 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.764
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.764  TNS Slack -3631.459 Density 51.98
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    51.98%|        -|  -1.764|-3631.459|   0:00:00.0| 1748.6M|
|    51.97%|       40|  -1.764|-3630.448|   0:00:05.0| 1750.4M|
|    51.97%|        2|  -1.764|-3630.449|   0:00:01.0| 1750.4M|
|    51.97%|        1|  -1.764|-3630.447|   0:00:00.0| 1750.4M|
|    51.97%|       34|  -1.764|-3630.447|   0:00:01.0| 1750.4M|
|    51.92%|      100|  -1.764|-3629.501|   0:00:03.0| 1750.4M|
|    51.50%|     2268|  -1.762|-3631.212|   0:00:12.0| 1750.4M|
|    51.48%|       95|  -1.762|-3631.102|   0:00:02.0| 1750.4M|
|    51.48%|        8|  -1.762|-3631.091|   0:00:00.0| 1750.4M|
|    51.48%|        0|  -1.762|-3631.091|   0:00:00.0| 1750.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.762  TNS Slack -3631.091 Density 51.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 67 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:26.1) (real = 0:00:26.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:26, real=0:00:26, mem=1597.39M, totSessionCpu=0:11:25).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1599.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=39592 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=51637  numIgnoredNets=4
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 51633 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 67 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.52% V. EstWL: 5.843880e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 51566 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.22% V. EstWL: 1.449428e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.02% V
[NR-eagl] End Peak syMemory usage = 1649.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.40 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:11:28 mem=1649.1M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1649.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1649.1M) ***
Move report: Timing Driven Placement moves 47068 insts, mean move: 24.43 um, max move: 180.00 um
	Max move on inst (core_instance/psum_mem_instance/FE_OFC5635_N266): (153.60, 65.80) --> (317.40, 49.60)
	Runtime: CPU: 0:02:34 REAL: 0:02:35 MEM: 1906.2MB
Move report: Detail placement moves 9583 insts, mean move: 1.73 um, max move: 25.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFC2339_q_temp_413_): (459.20, 614.80) --> (484.40, 614.80)
	Runtime: CPU: 0:00:06.4 REAL: 0:00:06.0 MEM: 1906.2MB
Summary Report:
Instances move: 47067 (out of 47084 movable)
Mean displacement: 24.45 um
Max displacement: 180.00 um (Instance: core_instance/psum_mem_instance/FE_OFC5635_N266) (153.6, 65.8) -> (317.4, 49.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Runtime: CPU: 0:02:40 REAL: 0:02:41 MEM: 1906.2MB
*** Finished refinePlace (0:14:08 mem=1906.2M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=39592 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=51637  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 51637 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 67 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.10% V. EstWL: 4.918680e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 51570 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.313084e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 179842
[NR-eagl] Layer2(M2)(V) length: 4.551325e+05um, number of vias: 264196
[NR-eagl] Layer3(M3)(H) length: 4.825085e+05um, number of vias: 21047
[NR-eagl] Layer4(M4)(V) length: 1.843456e+05um, number of vias: 12691
[NR-eagl] Layer5(M5)(H) length: 1.171450e+05um, number of vias: 9036
[NR-eagl] Layer6(M6)(V) length: 1.042805e+05um, number of vias: 4202
[NR-eagl] Layer7(M7)(H) length: 2.504880e+04um, number of vias: 5492
[NR-eagl] Layer8(M8)(V) length: 2.726080e+04um, number of vias: 0
[NR-eagl] Total length: 1.395722e+06um, number of vias: 496506
End of congRepair (cpu=0:00:02.9, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1660.4M)
Extraction called for design 'fullchip' of instances=47084 and nets=51814 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1660.410M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:51, real = 0:10:50, mem = 1631.5M, totSessionCpu=0:14:14 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1743.39 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 1743.4M) ***
*** Timing NOT met, worst failing slack is -1.793
*** Check timing (0:00:08.9)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.793 TNS Slack -3705.795 Density 51.48
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.793|   -1.793|-3617.889|-3705.795|    51.48%|   0:00:00.0| 1800.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.731|   -1.731|-3563.188|-3651.095|    51.48%|   0:00:01.0| 1803.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.701|   -1.701|-3533.925|-3621.831|    51.48%|   0:00:01.0| 1803.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -1.684|   -1.684|-3501.960|-3589.866|    51.48%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -1.666|   -1.666|-3470.506|-3558.412|    51.48%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.653|   -1.653|-3441.809|-3529.716|    51.48%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.637|   -1.637|-3426.964|-3514.870|    51.48%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -1.625|   -1.625|-3394.103|-3482.010|    51.49%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.618|   -1.618|-3385.752|-3473.659|    51.49%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -1.598|   -1.598|-3369.342|-3457.248|    51.50%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.590|   -1.590|-3315.152|-3403.059|    51.51%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.576|   -1.576|-3295.648|-3383.555|    51.51%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.571|   -1.571|-3266.792|-3354.699|    51.52%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.561|   -1.561|-3259.473|-3347.380|    51.52%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.549|   -1.549|-3247.394|-3335.300|    51.52%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.538|   -1.538|-3233.315|-3321.221|    51.52%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.534|   -1.534|-3213.939|-3301.845|    51.52%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.530|   -1.530|-3198.239|-3286.145|    51.53%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.525|   -1.525|-3185.929|-3273.835|    51.53%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.520|   -1.520|-3168.012|-3255.919|    51.54%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.507|   -1.507|-3154.989|-3242.896|    51.54%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.502|   -1.502|-3142.513|-3230.420|    51.54%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.496|   -1.496|-3130.293|-3218.199|    51.55%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.492|   -1.492|-3121.666|-3209.573|    51.56%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.484|   -1.484|-3110.018|-3197.925|    51.56%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.480|   -1.480|-3096.083|-3183.989|    51.56%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.475|   -1.475|-3088.716|-3176.622|    51.57%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.475|   -1.475|-3083.210|-3171.116|    51.57%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.475|   -1.475|-3082.868|-3170.774|    51.57%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.467|   -1.467|-3080.869|-3168.776|    51.58%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.460|   -1.460|-3070.852|-3158.759|    51.58%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.458|   -1.458|-3065.076|-3152.982|    51.59%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.458|   -1.458|-3059.799|-3147.705|    51.59%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.458|   -1.458|-3059.139|-3147.045|    51.60%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.450|   -1.450|-3053.140|-3141.046|    51.61%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.445|   -1.445|-3043.572|-3131.479|    51.61%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.446|   -1.446|-3032.907|-3120.813|    51.62%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.441|   -1.441|-3028.807|-3116.713|    51.63%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.438|   -1.438|-3024.949|-3112.855|    51.64%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.438|   -1.438|-3017.000|-3104.906|    51.65%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.434|   -1.434|-3014.881|-3102.787|    51.67%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.434|   -1.434|-3012.553|-3100.459|    51.67%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.429|   -1.429|-3009.560|-3097.467|    51.68%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.428|   -1.428|-3003.639|-3091.546|    51.68%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.428|   -1.428|-3003.033|-3090.939|    51.69%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.424|   -1.424|-3001.771|-3089.677|    51.69%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.423|   -1.423|-2994.594|-3082.500|    51.70%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.423|   -1.423|-2993.693|-3081.600|    51.70%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.422|   -1.422|-2992.559|-3080.466|    51.71%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.422|   -1.422|-2991.281|-3079.187|    51.71%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.418|   -1.418|-2989.024|-3076.931|    51.72%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.418|   -1.418|-2984.900|-3072.807|    51.73%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.418|   -1.418|-2984.721|-3072.627|    51.73%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.415|   -1.415|-2983.034|-3070.940|    51.74%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.408|   -1.408|-2969.364|-3057.270|    51.74%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.405|   -1.405|-2965.190|-3053.096|    51.76%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.405|   -1.405|-2961.362|-3049.269|    51.76%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.405|   -1.405|-2960.381|-3048.288|    51.76%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.403|   -1.403|-2956.031|-3043.938|    51.78%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.403|   -1.403|-2951.715|-3039.621|    51.79%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.403|   -1.403|-2951.663|-3039.569|    51.79%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.402|   -1.402|-2949.661|-3037.568|    51.80%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.399|   -1.399|-2948.789|-3036.695|    51.80%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.399|   -1.399|-2945.278|-3033.184|    51.81%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.399|   -1.399|-2944.389|-3032.295|    51.81%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.395|   -1.395|-2941.179|-3029.086|    51.83%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.395|   -1.395|-2940.183|-3028.089|    51.84%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.395|   -1.395|-2940.152|-3028.059|    51.84%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_12_/D                                       |
|  -1.391|   -1.391|-2938.315|-3026.221|    51.85%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.390|   -1.390|-2935.989|-3023.896|    51.86%|   0:00:01.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.390|   -1.390|-2935.583|-3023.490|    51.86%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.390|   -1.390|-2931.276|-3019.183|    51.86%|   0:00:00.0| 1805.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.387|   -1.387|-2930.684|-3018.591|    51.87%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.387|   -1.387|-2928.975|-3016.881|    51.87%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.385|   -1.385|-2927.456|-3015.362|    51.88%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.385|   -1.385|-2925.578|-3013.485|    51.89%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.385|   -1.385|-2925.455|-3013.361|    51.89%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.383|   -1.383|-2923.643|-3011.550|    51.90%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.383|   -1.383|-2922.554|-3010.461|    51.91%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.383|   -1.383|-2922.470|-3010.376|    51.91%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.382|   -1.382|-2920.338|-3008.244|    51.92%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.382|   -1.382|-2917.254|-3005.160|    51.93%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.380|   -1.380|-2911.572|-2999.478|    51.94%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.380|   -1.380|-2910.069|-2997.975|    51.94%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.380|   -1.380|-2909.874|-2997.780|    51.94%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.378|   -1.378|-2907.320|-2995.227|    51.95%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.378|   -1.378|-2906.130|-2994.036|    51.95%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.378|   -1.378|-2906.062|-2993.969|    51.95%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.377|   -1.377|-2904.661|-2992.567|    51.96%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.377|   -1.377|-2904.083|-2991.990|    51.96%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.377|   -1.377|-2904.038|-2991.945|    51.96%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.376|   -1.376|-2903.052|-2990.958|    51.97%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -1.376|   -1.376|-2902.030|-2989.936|    51.97%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.376|   -1.376|-2901.945|-2989.852|    51.97%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.374|   -1.374|-2898.515|-2986.422|    51.98%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.374|   -1.374|-2897.233|-2985.139|    51.98%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.374|   -1.374|-2896.726|-2984.633|    51.98%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.373|   -1.373|-2894.784|-2982.691|    51.99%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -1.373|   -1.373|-2893.537|-2981.444|    52.00%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -1.373|   -1.373|-2893.478|-2981.385|    52.00%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -1.372|   -1.372|-2892.643|-2980.549|    52.00%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.372|   -1.372|-2886.219|-2974.125|    52.01%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.370|   -1.370|-2885.700|-2973.606|    52.01%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.370|   -1.370|-2885.355|-2973.261|    52.01%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.370|   -1.370|-2885.124|-2973.031|    52.02%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.368|   -1.368|-2883.879|-2971.786|    52.02%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.368|   -1.368|-2881.936|-2969.842|    52.03%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.368|   -1.368|-2881.659|-2969.565|    52.03%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.368|   -1.368|-2880.384|-2968.290|    52.04%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.366|   -1.366|-2879.731|-2967.638|    52.04%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.366|   -1.366|-2879.514|-2967.420|    52.05%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.363|   -1.363|-2878.311|-2966.218|    52.06%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.363|   -1.363|-2874.968|-2962.874|    52.06%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.362|   -1.362|-2872.910|-2960.816|    52.07%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.362|   -1.362|-2871.820|-2959.726|    52.08%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.362|   -1.362|-2870.778|-2958.684|    52.08%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.362|   -1.362|-2870.762|-2958.668|    52.08%|   0:00:00.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.360|   -1.360|-2869.428|-2957.334|    52.10%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -1.359|   -1.359|-2868.563|-2956.469|    52.12%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.357|   -1.357|-2868.105|-2956.012|    52.13%|   0:00:01.0| 1806.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.357|   -1.357|-2865.121|-2953.027|    52.14%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.358|   -1.358|-2862.520|-2950.426|    52.16%|   0:00:03.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.358|   -1.358|-2862.436|-2950.342|    52.16%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.357|   -1.357|-2856.498|-2944.404|    52.21%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.356|   -1.356|-2856.053|-2943.960|    52.22%|   0:00:00.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.353|   -1.353|-2854.192|-2942.099|    52.23%|   0:00:03.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.353|   -1.353|-2852.624|-2940.530|    52.25%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.352|   -1.352|-2852.643|-2940.549|    52.25%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.352|   -1.352|-2851.809|-2939.715|    52.26%|   0:00:00.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.348|   -1.348|-2848.976|-2936.883|    52.29%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.345|   -1.345|-2845.350|-2933.256|    52.31%|   0:00:02.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.345|   -1.345|-2843.704|-2931.610|    52.33%|   0:00:04.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.346|   -1.346|-2843.015|-2930.922|    52.33%|   0:00:00.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.343|   -1.343|-2840.738|-2928.644|    52.39%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.343|   -1.343|-2840.084|-2927.990|    52.41%|   0:00:03.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -1.341|   -1.341|-2838.192|-2926.099|    52.45%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.342|   -1.342|-2836.340|-2924.246|    52.47%|   0:00:02.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.341|   -1.341|-2835.129|-2923.035|    52.47%|   0:00:00.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.342|   -1.342|-2833.685|-2921.591|    52.49%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.341|   -1.341|-2829.867|-2917.773|    52.50%|   0:00:00.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.342|   -1.342|-2829.103|-2917.010|    52.50%|   0:00:00.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.341|   -1.341|-2828.719|-2916.625|    52.50%|   0:00:00.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.342|   -1.342|-2828.347|-2916.253|    52.52%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.341|   -1.341|-2827.972|-2915.878|    52.52%|   0:00:00.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.342|   -1.342|-2824.748|-2912.655|    52.55%|   0:00:03.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.342|   -1.342|-2822.427|-2910.333|    52.56%|   0:00:00.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.341|   -1.341|-2820.574|-2908.480|    52.57%|   0:00:02.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.341|   -1.341|-2818.745|-2906.651|    52.60%|   0:00:01.0| 1807.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.341|   -1.341|-2815.230|-2903.136|    52.62%|   0:00:02.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.341|   -1.341|-2812.913|-2900.820|    52.66%|   0:00:01.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.342|   -1.342|-2812.632|-2900.538|    52.66%|   0:00:00.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.341|   -1.341|-2808.666|-2896.572|    52.69%|   0:00:03.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.341|   -1.341|-2806.482|-2894.389|    52.74%|   0:00:02.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.342|   -1.342|-2806.311|-2894.217|    52.74%|   0:00:00.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.341|   -1.341|-2801.801|-2889.707|    52.75%|   0:00:01.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.341|   -1.341|-2800.778|-2888.685|    52.76%|   0:00:00.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.341|   -1.341|-2800.544|-2888.450|    52.76%|   0:00:01.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.341|   -1.341|-2800.455|-2888.361|    52.76%|   0:00:00.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
|  -1.341|   -1.341|-2798.682|-2886.588|    52.77%|   0:00:02.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.341|   -1.341|-2797.646|-2885.553|    52.80%|   0:00:01.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -1.341|   -1.341|-2796.781|-2884.688|    52.81%|   0:00:02.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -1.341|   -1.341|-2795.389|-2883.296|    52.83%|   0:00:01.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -1.341|   -1.341|-2795.155|-2883.061|    52.83%|   0:00:01.0| 1808.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -1.341|   -1.341|-2795.027|-2882.933|    52.84%|   0:00:00.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -1.341|   -1.341|-2793.722|-2881.629|    52.84%|   0:00:02.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.342|   -1.342|-2793.627|-2881.534|    52.85%|   0:00:01.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.341|   -1.341|-2791.894|-2879.801|    52.87%|   0:00:00.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.341|   -1.341|-2791.719|-2879.625|    52.88%|   0:00:01.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.341|   -1.341|-2791.425|-2879.331|    52.88%|   0:00:00.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.341|   -1.341|-2791.284|-2879.190|    52.88%|   0:00:01.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.341|   -1.341|-2789.417|-2877.323|    52.90%|   0:00:02.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.341|   -1.341|-2788.938|-2876.845|    52.92%|   0:00:01.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.341|   -1.341|-2788.494|-2876.400|    52.93%|   0:00:00.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.341|   -1.341|-2788.417|-2876.323|    52.93%|   0:00:01.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.341|   -1.341|-2785.656|-2873.562|    52.95%|   0:00:02.0| 1809.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -1.341|   -1.341|-2784.328|-2872.235|    52.96%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -1.341|   -1.341|-2784.295|-2872.201|    52.96%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -1.341|   -1.341|-2783.594|-2871.500|    52.96%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -1.340|   -1.340|-2780.837|-2868.743|    52.97%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.340|   -1.340|-2780.771|-2868.678|    52.97%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.340|   -1.340|-2779.827|-2867.734|    52.98%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.340|   -1.340|-2779.638|-2867.544|    52.99%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.340|   -1.340|-2779.548|-2867.454|    52.99%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.340|   -1.340|-2779.501|-2867.408|    52.99%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.340|   -1.340|-2777.267|-2865.173|    53.00%|   0:00:02.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -1.340|   -1.340|-2776.875|-2864.781|    53.02%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -1.340|   -1.340|-2776.690|-2864.597|    53.02%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -1.340|   -1.340|-2776.625|-2864.531|    53.03%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -1.340|   -1.340|-2776.609|-2864.515|    53.03%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -1.339|   -1.339|-2775.476|-2863.383|    53.04%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.339|   -1.339|-2775.468|-2863.374|    53.04%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -1.339|   -1.339|-2773.906|-2861.813|    53.05%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -1.339|   -1.339|-2773.565|-2861.471|    53.05%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.339|   -1.339|-2772.569|-2860.475|    53.06%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.339|   -1.339|-2772.278|-2860.184|    53.06%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.339|   -1.339|-2771.952|-2859.858|    53.06%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.339|   -1.339|-2771.596|-2859.502|    53.06%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.339|   -1.339|-2771.102|-2859.008|    53.06%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.339|   -1.339|-2770.545|-2858.452|    53.06%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.339|   -1.339|-2770.347|-2858.253|    53.06%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -1.339|   -1.339|-2770.053|-2857.961|    53.07%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.339|   -1.339|-2769.924|-2857.831|    53.07%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.339|   -1.339|-2769.902|-2857.809|    53.07%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.339|   -1.339|-2769.412|-2857.320|    53.07%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.339|   -1.339|-2769.367|-2857.274|    53.07%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.339|   -1.339|-2769.295|-2857.202|    53.08%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.339|   -1.339|-2769.241|-2857.148|    53.08%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -1.339|   -1.339|-2769.151|-2857.058|    53.08%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -1.339|   -1.339|-2769.128|-2857.036|    53.08%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -1.339|   -1.339|-2767.643|-2855.550|    53.08%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.339|   -1.339|-2767.629|-2855.536|    53.08%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -1.339|   -1.339|-2767.426|-2855.333|    53.08%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_8_/D                                        |
|  -1.339|   -1.339|-2765.704|-2853.611|    53.09%|   0:00:02.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -1.339|   -1.339|-2765.678|-2853.585|    53.09%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -1.339|   -1.339|-2765.477|-2853.384|    53.09%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -1.339|   -1.339|-2764.828|-2852.734|    53.09%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -1.339|   -1.339|-2763.869|-2851.775|    53.09%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.339|   -1.339|-2763.796|-2851.702|    53.09%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.339|   -1.339|-2763.791|-2851.697|    53.09%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -1.339|   -1.339|-2763.523|-2851.429|    53.09%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -1.339|   -1.339|-2763.288|-2851.195|    53.09%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_7_/D                                        |
|  -1.339|   -1.339|-2763.091|-2850.997|    53.09%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.339|   -1.339|-2763.046|-2850.953|    53.10%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -1.339|   -1.339|-2762.394|-2850.301|    53.10%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.339|   -1.339|-2762.321|-2850.227|    53.10%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
|  -1.339|   -1.339|-2761.959|-2849.865|    53.10%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -1.339|   -1.339|-2760.961|-2848.868|    53.10%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -1.339|   -1.339|-2760.772|-2848.679|    53.10%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.339|   -1.339|-2758.004|-2845.911|    53.11%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -1.339|   -1.339|-2757.240|-2845.146|    53.11%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -1.339|   -1.339|-2757.163|-2845.070|    53.11%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -1.339|   -1.339|-2757.083|-2844.990|    53.11%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -1.339|   -1.339|-2752.009|-2839.915|    53.11%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.339|   -1.339|-2751.785|-2839.691|    53.11%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.339|   -1.339|-2751.637|-2839.544|    53.11%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.339|   -1.339|-2751.521|-2839.428|    53.11%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.339|   -1.339|-2751.427|-2839.334|    53.11%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -1.339|   -1.339|-2751.231|-2839.138|    53.12%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.339|   -1.339|-2750.498|-2838.405|    53.12%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.339|   -1.339|-2750.404|-2838.311|    53.12%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.339|   -1.339|-2748.770|-2836.676|    53.12%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.339|   -1.339|-2748.299|-2836.206|    53.13%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.339|   -1.339|-2748.143|-2836.050|    53.13%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.339|   -1.339|-2747.934|-2835.840|    53.13%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.339|   -1.339|-2747.931|-2835.837|    53.13%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.339|   -1.339|-2747.718|-2835.625|    53.13%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.339|   -1.339|-2747.084|-2834.991|    53.13%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.339|   -1.339|-2747.030|-2834.937|    53.14%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.339|   -1.339|-2746.974|-2834.881|    53.14%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -1.339|   -1.339|-2746.894|-2834.801|    53.14%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -1.339|   -1.339|-2746.601|-2834.507|    53.14%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -1.339|   -1.339|-2746.591|-2834.498|    53.14%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -1.339|   -1.339|-2746.569|-2834.476|    53.14%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -1.339|   -1.339|-2746.056|-2833.963|    53.14%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -1.339|   -1.339|-2745.230|-2833.137|    53.14%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -1.339|   -1.339|-2744.849|-2832.756|    53.14%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.339|   -1.339|-2744.847|-2832.754|    53.14%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_5_/D                                        |
|  -1.339|   -1.339|-2744.424|-2832.330|    53.14%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -1.339|   -1.339|-2740.168|-2828.108|    53.15%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.339|   -1.339|-2739.977|-2827.917|    53.15%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.339|   -1.339|-2739.866|-2827.806|    53.15%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.339|   -1.339|-2739.851|-2827.791|    53.15%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.339|   -1.339|-2739.389|-2827.329|    53.15%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.339|   -1.339|-2739.066|-2827.007|    53.16%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.339|   -1.339|-2738.835|-2826.775|    53.16%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.339|   -1.339|-2737.799|-2825.739|    53.16%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.339|   -1.339|-2736.752|-2824.692|    53.16%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -1.339|   -1.339|-2736.555|-2824.496|    53.16%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.339|   -1.339|-2735.392|-2823.332|    53.16%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -1.339|   -1.339|-2735.058|-2822.998|    53.16%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -1.339|   -1.339|-2734.183|-2822.123|    53.16%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.339|   -1.339|-2733.858|-2821.798|    53.16%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.339|   -1.339|-2733.786|-2821.726|    53.16%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.339|   -1.339|-2733.452|-2821.392|    53.17%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.339|   -1.339|-2733.345|-2821.285|    53.17%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.339|   -1.339|-2733.092|-2821.032|    53.17%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.339|   -1.339|-2733.034|-2820.974|    53.17%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.339|   -1.339|-2732.930|-2820.870|    53.17%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.339|   -1.339|-2732.814|-2820.754|    53.17%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.339|   -1.339|-2732.740|-2820.680|    53.17%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -1.339|   -1.339|-2729.911|-2817.851|    53.17%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.339|   -1.339|-2729.900|-2817.840|    53.17%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.339|   -1.339|-2729.227|-2817.167|    53.18%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.339|   -1.339|-2729.169|-2817.109|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.339|   -1.339|-2729.153|-2817.093|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.339|   -1.339|-2729.147|-2817.087|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.339|   -1.339|-2728.212|-2816.152|    53.18%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.339|   -1.339|-2726.995|-2814.935|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -1.339|   -1.339|-2726.787|-2814.727|    53.18%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -1.339|   -1.339|-2726.705|-2814.645|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -1.339|   -1.339|-2726.681|-2814.621|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -1.339|   -1.339|-2726.227|-2814.167|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.339|   -1.339|-2726.159|-2814.099|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -1.339|   -1.339|-2725.658|-2813.598|    53.18%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -1.339|   -1.339|-2725.511|-2813.451|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.339|   -1.339|-2725.288|-2813.229|    53.18%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.339|   -1.339|-2725.175|-2813.115|    53.19%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.339|   -1.339|-2725.004|-2812.945|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.339|   -1.339|-2724.022|-2811.962|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -1.339|   -1.339|-2723.816|-2811.756|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.339|   -1.339|-2723.700|-2811.640|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.339|   -1.339|-2723.660|-2811.602|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.339|   -1.339|-2723.612|-2811.554|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.339|   -1.339|-2723.586|-2811.528|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.339|   -1.339|-2722.677|-2810.619|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.339|   -1.339|-2722.173|-2810.115|    53.19%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -1.339|   -1.339|-2721.938|-2809.880|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -1.339|   -1.339|-2721.868|-2809.810|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -1.339|   -1.339|-2721.825|-2809.767|    53.19%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -1.339|   -1.339|-2721.616|-2809.558|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.339|   -1.339|-2721.573|-2809.515|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.339|   -1.339|-2721.503|-2809.445|    53.20%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.339|   -1.339|-2721.266|-2809.208|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.339|   -1.339|-2721.143|-2809.085|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -1.339|   -1.339|-2720.742|-2808.684|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.339|   -1.339|-2720.662|-2808.604|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_1_/D                                        |
|  -1.339|   -1.339|-2720.649|-2808.591|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.339|   -1.339|-2719.817|-2807.781|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -1.339|   -1.339|-2719.800|-2807.764|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -1.339|   -1.339|-2719.797|-2807.796|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -1.339|   -1.339|-2719.520|-2807.518|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -1.339|   -1.339|-2718.360|-2806.359|    53.20%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_0_/D                                        |
|  -1.339|   -1.339|-2713.569|-2801.768|    53.20%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
|  -1.339|   -1.339|-2711.920|-2800.224|    53.21%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
|  -1.339|   -1.339|-2711.142|-2799.446|    53.21%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
|  -1.339|   -1.339|-2710.968|-2799.272|    53.21%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
|  -1.339|   -1.339|-2704.109|-2792.527|    53.21%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
|  -1.339|   -1.339|-2704.055|-2792.473|    53.21%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
|  -1.339|   -1.339|-2703.484|-2791.902|    53.21%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_0_/D                                        |
|  -1.339|   -1.339|-2698.456|-2786.983|    53.22%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.339|   -1.339|-2698.420|-2787.162|    53.22%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_0_/D                                       |
|  -1.339|   -1.339|-2695.055|-2784.456|    53.22%|   0:00:01.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.339|   -1.339|-2694.903|-2784.328|    53.22%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.339|   -1.339|-2693.768|-2783.420|    53.23%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_0_/D                                       |
|  -1.339|   -1.339|-2693.697|-2783.351|    53.23%|   0:00:00.0| 1810.1M|        NA|       NA| NA                                                 |
|  -1.339|   -1.339|-2693.697|-2783.351|    53.23%|   0:00:00.0| 1810.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:47 real=0:02:47 mem=1810.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:47 real=0:02:48 mem=1810.1M) ***
** GigaOpt Optimizer WNS Slack -1.339 TNS Slack -2783.351 Density 53.23
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.339  TNS Slack -2783.351 Density 53.23
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    53.23%|        -|  -1.339|-2783.351|   0:00:00.0| 1810.1M|
|    53.17%|      162|  -1.339|-2783.553|   0:00:04.0| 1810.1M|
|    52.97%|      923|  -1.334|-2786.523|   0:00:09.0| 1810.1M|
|    52.97%|        2|  -1.334|-2786.523|   0:00:00.0| 1810.1M|
|    52.97%|        0|  -1.334|-2786.523|   0:00:00.0| 1810.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.334  TNS Slack -2786.523 Density 52.97
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 67 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.8) (real = 0:00:13.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:13, mem=1810.12M, totSessionCpu=0:17:32).
** GigaOpt Optimizer WNS Slack -1.334 TNS Slack -2786.523 Density 52.97
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 67 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:02 real=0:03:02 mem=1810.1M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1674.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=39592 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=53268  numIgnoredNets=3
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 53265 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 67 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.10% V. EstWL: 4.918680e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 53198 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 1.323191e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[NR-eagl] End Peak syMemory usage = 1724.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.49 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (614.80 398.80 658.00 442.00)
*** Starting refinePlace (0:17:35 mem=1724.5M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 48727 insts, mean move: 9.25 um, max move: 96.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1083_0): (542.20, 510.40) --> (631.40, 503.20)
	Runtime: CPU: 0:02:32 REAL: 0:02:31 MEM: 1954.7MB
Move report: Detail placement moves 11047 insts, mean move: 1.47 um, max move: 24.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC835_n158): (527.40, 427.60) --> (503.40, 427.60)
	Runtime: CPU: 0:00:06.8 REAL: 0:00:07.0 MEM: 1954.7MB
Summary Report:
Instances move: 48729 (out of 48832 movable)
Mean displacement: 9.29 um
Max displacement: 100.60 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1083_0) (542.2, 510.4) -> (635.6, 503.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
Runtime: CPU: 0:02:39 REAL: 0:02:38 MEM: 1954.7MB
*** Finished refinePlace (0:20:14 mem=1954.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=39592 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=53268  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 53268 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 67 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.10% V. EstWL: 4.764240e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 53201 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.287139e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 184636
[NR-eagl] Layer2(M2)(V) length: 4.444362e+05um, number of vias: 268169
[NR-eagl] Layer3(M3)(H) length: 4.698111e+05um, number of vias: 21470
[NR-eagl] Layer4(M4)(V) length: 1.782058e+05um, number of vias: 13131
[NR-eagl] Layer5(M5)(H) length: 1.171334e+05um, number of vias: 9353
[NR-eagl] Layer6(M6)(V) length: 1.072500e+05um, number of vias: 4242
[NR-eagl] Layer7(M7)(H) length: 2.400560e+04um, number of vias: 5480
[NR-eagl] Layer8(M8)(V) length: 2.759100e+04um, number of vias: 0
[NR-eagl] Total length: 1.368433e+06um, number of vias: 506481
End of congRepair (cpu=0:00:02.8, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1666.6M)
Extraction called for design 'fullchip' of instances=48832 and nets=53445 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1666.566M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:16:56, real = 0:16:55, mem = 1640.2M, totSessionCpu=0:20:19 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1742.59 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 1742.6M) ***
*** Timing NOT met, worst failing slack is -1.396
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.396 TNS Slack -2857.094 Density 52.97
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.396|   -1.396|-2772.060|-2857.094|    52.97%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.381|   -1.381|-2769.100|-2854.135|    52.97%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.372|   -1.372|-2758.711|-2843.746|    52.97%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.361|   -1.361|-2756.383|-2841.417|    52.97%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_16_/D                                      |
|  -1.356|   -1.356|-2754.524|-2839.558|    52.97%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.350|   -1.350|-2751.373|-2836.407|    52.97%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.346|   -1.346|-2746.827|-2831.862|    52.97%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.339|   -1.339|-2739.549|-2824.584|    52.98%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.336|   -1.336|-2726.596|-2811.632|    52.98%|   0:00:02.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.330|   -1.330|-2725.480|-2810.516|    52.98%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.330|   -1.330|-2719.454|-2804.492|    52.99%|   0:00:02.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.322|   -1.322|-2718.127|-2803.165|    52.99%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.317|   -1.317|-2707.773|-2792.811|    53.00%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.314|   -1.314|-2698.135|-2783.172|    53.01%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -1.307|   -1.307|-2692.567|-2777.605|    53.02%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.304|   -1.304|-2683.038|-2768.076|    53.03%|   0:00:02.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.300|   -1.300|-2673.875|-2758.911|    53.04%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.297|   -1.297|-2664.764|-2749.803|    53.05%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.291|   -1.291|-2660.126|-2745.166|    53.06%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -1.289|   -1.289|-2649.690|-2734.730|    53.08%|   0:00:02.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.283|   -1.283|-2645.131|-2730.170|    53.09%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.280|   -1.280|-2634.147|-2719.201|    53.11%|   0:00:02.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.275|   -1.275|-2629.672|-2714.724|    53.12%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.273|   -1.273|-2620.012|-2705.066|    53.14%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.268|   -1.268|-2615.003|-2700.058|    53.15%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.268|   -1.268|-2604.215|-2689.275|    53.17%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.268|   -1.268|-2603.454|-2688.515|    53.17%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.261|   -1.261|-2602.559|-2687.620|    53.17%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -1.261|   -1.261|-2593.289|-2678.354|    53.20%|   0:00:03.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.254|   -1.254|-2589.788|-2674.870|    53.21%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.255|   -1.255|-2580.282|-2665.377|    53.24%|   0:00:03.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.254|   -1.254|-2577.595|-2662.732|    53.24%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.246|   -1.246|-2575.670|-2660.807|    53.25%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.247|   -1.247|-2564.408|-2649.585|    53.28%|   0:00:03.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.245|   -1.245|-2562.556|-2647.733|    53.28%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.245|   -1.245|-2561.426|-2646.603|    53.29%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.242|   -1.242|-2558.876|-2644.054|    53.29%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.242|   -1.242|-2553.341|-2638.537|    53.31%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.242|   -1.242|-2553.144|-2638.341|    53.31%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.235|   -1.235|-2552.035|-2637.231|    53.31%|   0:00:00.0| 1811.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.235|   -1.235|-2544.669|-2629.915|    53.35%|   0:00:04.0| 1811.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.235|   -1.235|-2540.722|-2626.001|    53.36%|   0:00:00.0| 1811.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.228|   -1.228|-2536.849|-2622.128|    53.39%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_18_/D                                       |
|  -1.228|   -1.228|-2528.302|-2613.646|    53.42%|   0:00:02.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.227|   -1.227|-2526.487|-2611.831|    53.42%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.227|   -1.227|-2526.413|-2611.757|    53.42%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.223|   -1.223|-2524.770|-2610.115|    53.44%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.223|   -1.223|-2522.337|-2607.712|    53.46%|   0:00:02.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.223|   -1.223|-2522.184|-2607.560|    53.46%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.219|   -1.219|-2520.254|-2605.629|    53.48%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.219|   -1.219|-2514.121|-2599.507|    53.49%|   0:00:02.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.219|   -1.219|-2513.804|-2599.190|    53.50%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.218|   -1.218|-2511.222|-2596.609|    53.51%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.218|   -1.218|-2510.297|-2595.683|    53.52%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.218|   -1.218|-2510.247|-2595.647|    53.52%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.215|   -1.215|-2509.618|-2595.019|    53.52%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.215|   -1.215|-2504.810|-2590.225|    53.54%|   0:00:02.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.215|   -1.215|-2504.605|-2590.021|    53.54%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.214|   -1.214|-2504.270|-2589.685|    53.55%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.214|   -1.214|-2503.239|-2588.655|    53.56%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.214|   -1.214|-2503.148|-2588.564|    53.57%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.212|   -1.212|-2501.475|-2586.890|    53.57%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.212|   -1.212|-2499.775|-2585.192|    53.58%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.212|   -1.212|-2499.770|-2585.188|    53.58%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.210|   -1.210|-2499.150|-2584.568|    53.58%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.210|   -1.210|-2498.511|-2583.934|    53.59%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.210|   -1.210|-2498.414|-2583.836|    53.59%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.209|   -1.209|-2497.368|-2582.790|    53.60%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.209|   -1.209|-2493.354|-2578.777|    53.60%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.209|   -1.209|-2493.353|-2578.776|    53.61%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.207|   -1.207|-2492.691|-2578.114|    53.61%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.207|   -1.207|-2490.961|-2576.418|    53.62%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.207|   -1.207|-2490.940|-2576.397|    53.62%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.206|   -1.206|-2489.482|-2574.939|    53.62%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -1.205|   -1.205|-2487.771|-2573.229|    53.63%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.206|   -1.206|-2487.525|-2572.985|    53.63%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -1.204|   -1.204|-2487.120|-2572.579|    53.64%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.204|   -1.204|-2486.611|-2572.071|    53.64%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.203|   -1.203|-2486.297|-2571.757|    53.64%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.203|   -1.203|-2485.769|-2571.239|    53.64%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.203|   -1.203|-2485.675|-2571.144|    53.64%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.202|   -1.202|-2484.901|-2570.370|    53.64%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.202|   -1.202|-2484.019|-2569.488|    53.65%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.202|   -1.202|-2484.003|-2569.472|    53.65%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.201|   -1.201|-2483.140|-2568.609|    53.65%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.199|   -1.199|-2481.873|-2567.342|    53.65%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.199|   -1.199|-2480.057|-2565.543|    53.66%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.199|   -1.199|-2480.048|-2565.534|    53.66%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.198|   -1.198|-2480.323|-2565.809|    53.67%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.198|   -1.198|-2479.221|-2564.707|    53.68%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.198|   -1.198|-2479.179|-2564.665|    53.68%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.198|   -1.198|-2477.932|-2563.418|    53.68%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -1.196|   -1.196|-2477.137|-2562.623|    53.69%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.196|   -1.196|-2476.318|-2561.823|    53.69%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.196|   -1.196|-2476.266|-2561.770|    53.69%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.195|   -1.195|-2475.357|-2560.862|    53.70%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.192|   -1.192|-2471.272|-2556.776|    53.71%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.188|   -1.188|-2467.308|-2552.862|    53.72%|   0:00:03.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.188|   -1.188|-2462.937|-2548.546|    53.74%|   0:00:04.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.186|   -1.186|-2462.182|-2547.827|    53.75%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.185|   -1.185|-2459.411|-2545.073|    53.76%|   0:00:02.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.186|   -1.186|-2457.186|-2542.849|    53.77%|   0:00:02.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.185|   -1.185|-2456.849|-2542.511|    53.77%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.185|   -1.185|-2456.712|-2542.375|    53.78%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -1.186|   -1.186|-2453.500|-2539.163|    53.80%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.183|   -1.183|-2453.072|-2538.735|    53.80%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.181|   -1.181|-2451.218|-2536.881|    53.81%|   0:00:02.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.181|   -1.181|-2447.166|-2532.865|    53.83%|   0:00:02.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.183|   -1.183|-2447.015|-2532.715|    53.84%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.180|   -1.180|-2446.889|-2532.588|    53.84%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.180|   -1.180|-2446.005|-2531.704|    53.84%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -1.176|   -1.176|-2445.187|-2530.886|    53.87%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -1.176|   -1.176|-2439.282|-2524.984|    53.90%|   0:00:04.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.176|   -1.176|-2438.268|-2523.970|    53.91%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.176|   -1.176|-2438.078|-2523.780|    53.91%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.174|   -1.174|-2436.828|-2522.548|    53.93%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -1.179|   -1.179|-2434.950|-2520.688|    53.94%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.174|   -1.174|-2434.399|-2520.138|    53.94%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -1.174|   -1.174|-2434.176|-2519.914|    53.94%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
|  -1.170|   -1.170|-2431.908|-2517.646|    53.96%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.170|   -1.170|-2428.496|-2514.259|    53.99%|   0:00:04.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.170|   -1.170|-2426.711|-2512.507|    54.00%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.170|   -1.170|-2426.380|-2512.177|    54.00%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.169|   -1.169|-2425.811|-2511.615|    54.03%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.167|   -1.167|-2425.466|-2511.270|    54.03%|   0:00:00.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.165|   -1.165|-2421.930|-2507.791|    54.05%|   0:00:03.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -1.163|   -1.163|-2420.365|-2506.227|    54.06%|   0:00:01.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.161|   -1.161|-2418.545|-2504.441|    54.07%|   0:00:03.0| 1812.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.159|   -1.159|-2413.644|-2499.559|    54.09%|   0:00:05.0| 1814.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.158|   -1.158|-2410.305|-2496.221|    54.10%|   0:00:03.0| 1815.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.156|   -1.156|-2408.542|-2494.459|    54.11%|   0:00:02.0| 1815.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.155|   -1.155|-2407.690|-2493.607|    54.12%|   0:00:03.0| 1815.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.153|   -1.153|-2405.949|-2491.865|    54.14%|   0:00:03.0| 1816.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.151|   -1.151|-2401.543|-2487.460|    54.15%|   0:00:04.0| 1816.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.150|   -1.150|-2398.826|-2484.763|    54.17%|   0:00:04.0| 1818.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.148|   -1.148|-2398.107|-2484.060|    54.18%|   0:00:02.0| 1818.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -1.148|   -1.148|-2396.138|-2482.091|    54.19%|   0:00:06.0| 1818.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.147|   -1.147|-2392.922|-2478.892|    54.20%|   0:00:04.0| 1819.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.146|   -1.146|-2391.612|-2477.600|    54.20%|   0:00:02.0| 1819.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.145|   -1.145|-2390.783|-2476.772|    54.20%|   0:00:02.0| 1819.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -1.144|   -1.144|-2388.552|-2474.560|    54.22%|   0:00:04.0| 1821.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.143|   -1.143|-2387.388|-2473.410|    54.22%|   0:00:02.0| 1821.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.141|   -1.141|-2385.379|-2471.406|    54.24%|   0:00:01.0| 1821.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.140|   -1.140|-2382.856|-2468.881|    54.25%|   0:00:03.0| 1821.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.140|   -1.140|-2382.421|-2468.473|    54.26%|   0:00:03.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.140|   -1.140|-2380.565|-2466.617|    54.26%|   0:00:02.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_14_/D                                      |
|  -1.139|   -1.139|-2380.133|-2466.186|    54.26%|   0:00:00.0| 1821.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.139|   -1.139|-2376.868|-2462.920|    54.28%|   0:00:05.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_11_/D                                      |
|  -1.138|   -1.138|-2376.133|-2462.185|    54.28%|   0:00:00.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.136|   -1.136|-2375.071|-2461.123|    54.29%|   0:00:01.0| 1823.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -1.135|   -1.135|-2372.221|-2458.279|    54.30%|   0:00:05.0| 1824.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.133|   -1.133|-2372.052|-2458.119|    54.30%|   0:00:02.0| 1824.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -1.133|   -1.133|-2370.360|-2456.438|    54.33%|   0:00:06.0| 1824.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.132|   -1.132|-2369.773|-2455.850|    54.33%|   0:00:01.0| 1824.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.131|   -1.131|-2368.884|-2454.961|    54.34%|   0:00:03.0| 1824.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.130|   -1.130|-2363.823|-2449.980|    54.34%|   0:00:04.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.129|   -1.129|-2363.232|-2449.389|    54.35%|   0:00:03.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.129|   -1.129|-2362.297|-2448.461|    54.35%|   0:00:04.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.128|   -1.128|-2361.857|-2448.039|    54.36%|   0:00:03.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.127|   -1.127|-2361.316|-2447.515|    54.37%|   0:00:04.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.126|   -1.126|-2359.763|-2445.994|    54.37%|   0:00:05.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.126|   -1.126|-2358.747|-2444.978|    54.38%|   0:00:05.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.125|   -1.125|-2357.723|-2443.966|    54.39%|   0:00:02.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.124|   -1.124|-2355.244|-2441.501|    54.40%|   0:00:04.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.123|   -1.123|-2353.994|-2440.275|    54.41%|   0:00:03.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.122|   -1.122|-2352.336|-2438.629|    54.42%|   0:00:03.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.121|   -1.121|-2350.872|-2437.166|    54.43%|   0:00:04.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.121|   -1.121|-2349.072|-2435.365|    54.44%|   0:00:04.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.121|   -1.121|-2349.011|-2435.305|    54.44%|   0:00:00.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.119|   -1.119|-2344.371|-2430.665|    54.53%|   0:00:02.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.115|   -1.115|-2343.152|-2429.447|    54.54%|   0:00:02.0| 1825.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.114|   -1.114|-2339.487|-2425.784|    54.57%|   0:00:08.0| 1826.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.113|   -1.113|-2337.611|-2423.944|    54.60%|   0:00:06.0| 1826.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.112|   -1.112|-2334.936|-2421.275|    54.61%|   0:00:06.0| 1826.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.112|   -1.112|-2332.889|-2419.303|    54.62%|   0:00:05.0| 1826.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.112|   -1.112|-2333.172|-2419.586|    54.63%|   0:00:01.0| 1826.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.111|   -1.111|-2331.115|-2417.528|    54.63%|   0:00:08.0| 1826.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.110|   -1.110|-2330.668|-2417.120|    54.65%|   0:00:06.0| 1826.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.110|   -1.110|-2329.602|-2416.073|    54.65%|   0:00:05.0| 1826.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.109|   -1.109|-2327.491|-2413.967|    54.66%|   0:00:05.0| 1828.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.108|   -1.108|-2323.657|-2410.149|    54.67%|   0:00:04.0| 1828.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.108|   -1.108|-2322.423|-2408.935|    54.68%|   0:00:10.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.108|   -1.108|-2322.097|-2408.610|    54.68%|   0:00:00.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.108|   -1.108|-2321.858|-2408.370|    54.69%|   0:00:02.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.108|   -1.108|-2321.656|-2408.168|    54.69%|   0:00:01.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.106|   -1.106|-2317.100|-2403.662|    54.81%|   0:00:03.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.105|   -1.105|-2314.816|-2401.430|    54.82%|   0:00:01.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.104|   -1.104|-2313.695|-2400.315|    54.83%|   0:00:02.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.102|   -1.102|-2311.865|-2398.484|    54.84%|   0:00:04.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.102|   -1.102|-2310.913|-2397.586|    54.86%|   0:00:05.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.101|   -1.101|-2310.307|-2396.985|    54.87%|   0:00:01.0| 1837.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.100|   -1.100|-2307.319|-2394.000|    54.87%|   0:00:09.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.100|   -1.100|-2306.294|-2392.997|    54.89%|   0:00:08.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.100|   -1.100|-2305.752|-2392.454|    54.90%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.099|   -1.099|-2302.704|-2389.457|    55.02%|   0:00:04.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.098|   -1.098|-2300.400|-2387.167|    55.06%|   0:00:02.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.097|   -1.097|-2300.209|-2386.987|    55.07%|   0:00:02.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.097|   -1.097|-2299.773|-2386.551|    55.08%|   0:00:02.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.096|   -1.096|-2299.243|-2386.025|    55.09%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.095|   -1.095|-2298.076|-2384.858|    55.10%|   0:00:04.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.094|   -1.094|-2297.798|-2384.580|    55.11%|   0:00:05.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.094|   -1.094|-2296.424|-2383.221|    55.11%|   0:00:07.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.093|   -1.093|-2295.542|-2382.347|    55.12%|   0:00:07.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.093|   -1.093|-2295.059|-2381.877|    55.13%|   0:00:04.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.093|   -1.093|-2294.618|-2381.437|    55.13%|   0:00:03.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.093|   -1.093|-2294.525|-2381.359|    55.14%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.092|   -1.092|-2291.414|-2378.304|    55.31%|   0:00:04.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.091|   -1.091|-2289.978|-2376.896|    55.37%|   0:00:04.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.093|   -1.093|-2288.373|-2375.299|    55.38%|   0:00:05.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.093|   -1.093|-2288.363|-2375.290|    55.38%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.091|   -1.091|-2287.968|-2374.895|    55.39%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.092|   -1.092|-2287.417|-2374.343|    55.41%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.090|   -1.090|-2287.242|-2374.169|    55.41%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.089|   -1.089|-2286.639|-2373.581|    55.42%|   0:00:02.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.089|   -1.089|-2285.713|-2372.667|    55.43%|   0:00:02.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.089|   -1.089|-2284.883|-2371.845|    55.48%|   0:00:02.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.089|   -1.089|-2284.005|-2370.971|    55.50%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.088|   -1.088|-2283.777|-2370.743|    55.50%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.088|   -1.088|-2282.317|-2369.290|    55.52%|   0:00:05.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.088|   -1.088|-2281.661|-2368.634|    55.52%|   0:00:03.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.087|   -1.087|-2281.388|-2368.362|    55.56%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.087|   -1.087|-2281.081|-2368.054|    55.58%|   0:00:02.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.087|   -1.087|-2281.065|-2368.039|    55.58%|   0:00:01.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.087|   -1.087|-2280.751|-2367.729|    55.60%|   0:00:00.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.088|   -1.088|-2279.219|-2366.196|    55.64%|   0:00:05.0| 1838.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.087|   -1.087|-2278.446|-2365.422|    55.67%|   0:00:01.0| 1840.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.087|   -1.087|-2278.826|-2365.802|    55.70%|   0:00:03.0| 1840.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:01 real=0:07:01 mem=1840.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.246|   -1.087| -88.647|-2365.802|    55.70%|   0:00:00.0| 1840.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_53_/D        |
|  -0.221|   -1.087| -64.950|-2342.105|    55.70%|   0:00:00.0| 1840.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
|  -0.186|   -1.087| -58.681|-2335.835|    55.70%|   0:00:00.0| 1840.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
|  -0.169|   -1.087| -56.794|-2333.948|    55.70%|   0:00:00.0| 1859.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_53_/D        |
|  -0.152|   -1.087| -56.235|-2333.390|    55.70%|   0:00:00.0| 1859.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_102_/D       |
|  -0.149|   -1.087| -54.672|-2331.827|    55.70%|   0:00:00.0| 1859.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_53_/D        |
|  -0.149|   -1.087| -54.648|-2331.802|    55.70%|   0:00:00.0| 1859.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_53_/D        |
|  -0.139|   -1.087| -54.517|-2331.671|    55.70%|   0:00:00.0| 1859.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_102_/D       |
|  -0.134|   -1.087| -47.566|-2324.720|    55.71%|   0:00:00.0| 1859.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_53_/D        |
|  -0.117|   -1.087| -47.536|-2324.690|    55.71%|   0:00:01.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_1_/D         |
|  -0.105|   -1.087| -43.135|-2320.290|    55.71%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_42_/D        |
|  -0.090|   -1.087| -38.942|-2316.097|    55.71%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_1_/D         |
|  -0.084|   -1.087| -34.897|-2312.052|    55.71%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_95_/D        |
|  -0.076|   -1.087| -31.976|-2309.130|    55.71%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_95_/D        |
|  -0.068|   -1.087| -29.923|-2307.078|    55.71%|   0:00:01.0| 1878.8M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_76_/D                             |
|  -0.063|   -1.087| -27.264|-2304.419|    55.71%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
|  -0.061|   -1.087| -24.903|-2302.058|    55.71%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_88_/D        |
|  -0.055|   -1.087| -24.379|-2301.534|    55.71%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
|  -0.051|   -1.087| -21.916|-2300.062|    55.72%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_0_/D         |
|  -0.048|   -1.087| -20.813|-2298.960|    55.72%|   0:00:01.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
|  -0.042|   -1.087| -17.578|-2295.725|    55.72%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_21_/D        |
|  -0.036|   -1.087| -13.253|-2291.522|    55.72%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory13_reg_51_/E |
|  -0.029|   -1.087|  -6.514|-2285.324|    55.73%|   0:00:01.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_94_/D        |
|  -0.024|   -1.087|  -5.078|-2283.888|    55.73%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_89_/D        |
|  -0.020|   -1.087|  -3.616|-2282.427|    55.73%|   0:00:01.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_78_/E  |
|  -0.021|   -1.087|  -3.002|-2281.828|    55.73%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_78_/E  |
|  -0.015|   -1.087|  -1.565|-2280.391|    55.74%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory15_reg_51_/E |
|  -0.015|   -1.087|  -1.028|-2279.854|    55.74%|   0:00:01.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory15_reg_51_/E |
|  -0.015|   -1.087|  -1.023|-2279.849|    55.74%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory15_reg_51_/E |
|  -0.013|   -1.087|  -0.627|-2279.452|    55.74%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory8_reg_54_/E  |
|  -0.013|   -1.087|  -0.551|-2279.376|    55.74%|   0:00:00.0| 1878.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory8_reg_54_/E  |
|  -0.005|   -1.087|  -0.192|-2279.018|    55.74%|   0:00:00.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_89_/D        |
|  -0.005|   -1.087|  -0.133|-2278.959|    55.75%|   0:00:01.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_78_/E  |
|   0.002|   -1.087|   0.000|-2278.826|    55.76%|   0:00:01.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory3_reg_51_/E  |
|   0.004|   -1.087|   0.000|-2278.826|    55.76%|   0:00:01.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_92_/D        |
|   0.006|   -1.087|   0.000|-2278.826|    55.77%|   0:00:00.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory13_reg_51_/E |
|   0.006|   -1.087|   0.000|-2278.826|    55.77%|   0:00:01.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_78_/E  |
|   0.008|   -1.087|   0.000|-2278.826|    55.79%|   0:00:01.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory3_reg_50_/E  |
|   0.011|   -1.087|   0.000|-2278.826|    55.79%|   0:00:01.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory3_reg_50_/E  |
|   0.011|   -1.087|   0.000|-2278.828|    55.80%|   0:00:01.0| 1916.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_0_/D                            |
|   0.016|   -1.087|   0.000|-2278.828|    55.80%|   0:00:00.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory3_reg_50_/E  |
|   0.016|   -1.087|   0.000|-2278.828|    55.80%|   0:00:00.0| 1916.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory3_reg_50_/E  |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.6 real=0:00:13.0 mem=1916.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:14 real=0:07:14 mem=1916.9M) ***
** GigaOpt Optimizer WNS Slack -1.087 TNS Slack -2278.828 Density 55.80
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.087  TNS Slack -2278.828 Density 55.80
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    55.80%|        -|  -1.087|-2278.828|   0:00:00.0| 1916.9M|
|    55.50%|      292|  -1.092|-2276.830|   0:00:04.0| 1916.9M|
|    55.26%|     1082|  -1.091|-2276.598|   0:00:10.0| 1916.9M|
|    55.26%|       20|  -1.091|-2276.612|   0:00:01.0| 1916.9M|
|    55.26%|        0|  -1.091|-2276.612|   0:00:00.0| 1916.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.091  TNS Slack -2276.611 Density 55.26
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 548 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:15.5) (real = 0:00:16.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:16, mem=1849.74M, totSessionCpu=0:28:06).
*** Starting refinePlace (0:28:06 mem=1881.8M) ***
Total net bbox length = 1.131e+06 (4.967e+05 6.346e+05) (ext = 3.332e+04)
Move report: Timing Driven Placement moves 3155 insts, mean move: 4.05 um, max move: 26.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2333): (619.20, 474.40) --> (630.80, 460.00)
	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 1917.6MB
Move report: Detail placement moves 10175 insts, mean move: 0.72 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1925): (302.20, 638.20) --> (300.20, 634.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1917.6MB
Summary Report:
Instances move: 11878 (out of 49767 movable)
Mean displacement: 1.65 um
Max displacement: 26.20 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2333) (619.2, 474.4) -> (631, 460)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 1.141e+06 (5.035e+05 6.375e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1917.6MB
*** Finished refinePlace (0:28:12 mem=1917.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1917.6M)


Density : 0.5526
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.3 real=0:00:06.0 mem=1917.6M) ***
** GigaOpt Optimizer WNS Slack -1.111 TNS Slack -2280.269 Density 55.26
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.111|   -1.111|-2280.269|-2280.269|    55.26%|   0:00:00.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.100|   -1.100|-2279.432|-2279.432|    55.26%|   0:00:01.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.093|   -1.093|-2277.660|-2277.660|    55.26%|   0:00:04.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.091|   -1.091|-2276.862|-2276.862|    55.27%|   0:00:04.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.086|   -1.086|-2275.640|-2275.640|    55.27%|   0:00:04.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.086|   -1.086|-2274.049|-2274.049|    55.30%|   0:00:29.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.083|   -1.083|-2273.604|-2273.604|    55.31%|   0:00:07.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.083|   -1.083|-2270.366|-2270.366|    55.33%|   0:00:29.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.082|   -1.082|-2270.227|-2270.227|    55.34%|   0:00:02.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.085|   -1.085|-2268.964|-2268.964|    55.39%|   0:00:03.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.077|   -1.077|-2267.338|-2267.338|    55.40%|   0:00:00.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.077|   -1.077|-2262.348|-2262.348|    55.42%|   0:00:56.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.077|   -1.077|-2260.869|-2260.869|    55.43%|   0:00:20.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.077|   -1.077|-2260.741|-2260.741|    55.44%|   0:00:01.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.077|   -1.077|-2260.250|-2260.250|    55.44%|   0:00:04.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.077|   -1.077|-2260.198|-2260.198|    55.44%|   0:00:01.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.073|   -1.073|-2257.381|-2257.381|    55.52%|   0:00:04.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.073|   -1.073|-2252.990|-2252.990|    55.54%|   0:00:37.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.071|   -1.071|-2251.981|-2251.981|    55.55%|   0:00:04.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.071|   -1.071|-2250.875|-2250.875|    55.56%|   0:00:30.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.071|   -1.071|-2250.568|-2250.568|    55.57%|   0:00:03.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.069|   -1.069|-2247.615|-2247.615|    55.68%|   0:00:04.0| 1917.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.068|   -1.068|-2246.906|-2246.906|    55.71%|   0:00:03.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.067|   -1.067|-2246.575|-2246.575|    55.81%|   0:00:05.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.067|   -1.067|-2242.462|-2242.462|    55.82%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.067|   -1.067|-2242.419|-2242.419|    55.82%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.066|   -1.066|-2242.048|-2242.048|    55.87%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.066|   -1.066|-2241.922|-2241.922|    55.88%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.066|   -1.066|-2241.811|-2241.811|    55.88%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.066|   -1.066|-2240.381|-2240.381|    55.93%|   0:00:04.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.066|   -1.066|-2239.807|-2239.807|    55.94%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.066|   -1.066|-2239.767|-2239.767|    55.96%|   0:00:04.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.065|   -1.065|-2239.167|-2239.167|    55.98%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.065|   -1.065|-2238.411|-2238.411|    55.99%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.064|   -1.064|-2235.519|-2235.519|    56.04%|   0:00:05.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.064|   -1.064|-2234.999|-2234.999|    56.06%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.064|   -1.064|-2234.999|-2234.999|    56.06%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.064|   -1.064|-2234.606|-2234.606|    56.11%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.063|   -1.063|-2234.574|-2234.574|    56.12%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.062|   -1.062|-2234.264|-2234.264|    56.18%|   0:00:04.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.062|   -1.062|-2233.819|-2233.819|    56.21%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.062|   -1.062|-2233.762|-2233.762|    56.21%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.062|   -1.062|-2233.689|-2233.689|    56.21%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.062|   -1.062|-2233.639|-2233.639|    56.21%|   0:00:01.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.063|   -1.063|-2233.227|-2233.227|    56.25%|   0:00:04.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.063|   -1.063|-2233.219|-2233.219|    56.28%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.063|   -1.063|-2233.168|-2233.168|    56.28%|   0:00:00.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.064|   -1.064|-2233.247|-2233.247|    56.31%|   0:00:02.0| 1913.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:00 real=0:05:01 mem=1913.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -1.064|   0.000|-2233.247|    56.31%|   0:00:00.0| 1913.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_126_/D       |
|   0.010|   -1.064|   0.000|-2233.246|    56.31%|   0:00:01.0| 1916.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_126_/D       |
|   0.011|   -1.064|   0.000|-2233.195|    56.31%|   0:00:01.0| 1916.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_78_/D        |
|   0.012|   -1.064|   0.000|-2233.195|    56.31%|   0:00:01.0| 1916.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_98_/D        |
|   0.018|   -1.064|   0.000|-2233.195|    56.31%|   0:00:01.0| 1935.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_40_/D                           |
|   0.018|   -1.064|   0.000|-2233.195|    56.31%|   0:00:00.0| 1935.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_40_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=1935.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:05 real=0:05:05 mem=1935.7M) ***
** GigaOpt Optimizer WNS Slack -1.064 TNS Slack -2233.195 Density 56.31
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.064  TNS Slack -2233.195 Density 56.31
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    56.31%|        -|  -1.064|-2233.195|   0:00:00.0| 1935.7M|
|    56.25%|       85|  -1.066|-2232.251|   0:00:04.0| 1935.7M|
|    56.10%|      715|  -1.066|-2232.383|   0:00:09.0| 1935.7M|
|    56.10%|        5|  -1.066|-2232.386|   0:00:00.0| 1935.7M|
|    56.10%|        0|  -1.066|-2232.386|   0:00:00.0| 1935.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.066  TNS Slack -2232.386 Density 56.10
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 588 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:13.3) (real = 0:00:13.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1890.38M, totSessionCpu=0:33:31).
*** Starting refinePlace (0:33:31 mem=1890.4M) ***
Total net bbox length = 1.146e+06 (5.073e+05 6.390e+05) (ext = 3.332e+04)
Move report: Timing Driven Placement moves 1654 insts, mean move: 3.36 um, max move: 21.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC5918_n1898): (559.60, 616.60) --> (554.60, 632.80)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:04.0 MEM: 1928.4MB
Move report: Detail placement moves 8430 insts, mean move: 0.73 um, max move: 5.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_5334_0): (614.20, 652.60) --> (610.60, 650.80)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1928.4MB
Summary Report:
Instances move: 9250 (out of 50368 movable)
Mean displacement: 1.23 um
Max displacement: 21.20 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC5918_n1898) (559.6, 616.6) -> (554.6, 632.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
Total net bbox length = 1.151e+06 (5.104e+05 6.405e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1928.4MB
*** Finished refinePlace (0:33:36 mem=1928.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1928.4M)


Density : 0.5610
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.1 real=0:00:06.0 mem=1928.4M) ***
** GigaOpt Optimizer WNS Slack -1.099 TNS Slack -2241.278 Density 56.10
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.099|   -1.099|-2241.253|-2241.278|    56.10%|   0:00:00.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.075|   -1.075|-2237.136|-2237.160|    56.10%|   0:00:00.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.069|   -1.069|-2234.847|-2234.872|    56.10%|   0:00:03.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.068|   -1.068|-2232.847|-2232.872|    56.10%|   0:00:05.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.067|   -1.067|-2232.744|-2232.769|    56.11%|   0:00:03.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.066|   -1.066|-2232.348|-2232.372|    56.11%|   0:00:07.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.066|   -1.066|-2231.546|-2231.571|    56.11%|   0:00:03.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.067|   -1.067|-2231.348|-2231.373|    56.13%|   0:00:01.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.062|   -1.062|-2230.722|-2230.747|    56.13%|   0:00:02.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.061|   -1.061|-2228.719|-2228.743|    56.14%|   0:00:38.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.061|   -1.061|-2227.656|-2227.681|    56.16%|   0:00:26.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.061|   -1.061|-2227.313|-2227.338|    56.16%|   0:00:00.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.057|   -1.057|-2226.448|-2226.472|    56.22%|   0:00:07.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.057|   -1.057|-2225.097|-2225.121|    56.24%|   0:00:57.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.059|   -1.059|-2224.984|-2225.009|    56.25%|   0:00:09.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.059|   -1.059|-2224.680|-2224.704|    56.25%|   0:00:00.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.055|   -1.055|-2223.333|-2223.357|    56.30%|   0:00:02.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.056|   -1.056|-2221.833|-2221.858|    56.32%|   0:00:48.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.056|   -1.056|-2221.449|-2221.473|    56.33%|   0:00:03.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.056|   -1.056|-2221.413|-2221.438|    56.33%|   0:00:01.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.055|   -1.055|-2218.987|-2219.011|    56.41%|   0:00:05.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.055|   -1.055|-2218.293|-2218.318|    56.44%|   0:00:04.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.055|   -1.055|-2217.791|-2217.816|    56.44%|   0:00:01.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.055|   -1.055|-2217.419|-2217.444|    56.47%|   0:00:30.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.055|   -1.055|-2217.395|-2217.419|    56.50%|   0:00:07.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.054|   -1.054|-2217.293|-2217.318|    56.50%|   0:00:01.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.054|   -1.054|-2217.176|-2217.201|    56.51%|   0:00:08.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.054|   -1.054|-2217.047|-2217.072|    56.54%|   0:00:01.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.054|   -1.054|-2216.941|-2216.966|    56.54%|   0:00:00.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.055|   -1.055|-2216.756|-2216.781|    56.56%|   0:00:07.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.055|   -1.055|-2216.646|-2216.670|    56.56%|   0:00:04.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.054|   -1.054|-2216.617|-2216.641|    56.57%|   0:00:00.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.054|   -1.054|-2216.410|-2216.435|    56.57%|   0:00:01.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.052|   -1.052|-2216.400|-2216.424|    56.58%|   0:00:01.0| 1928.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2213.172|-2213.197|    56.61%|   0:00:05.0| 1924.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2212.472|-2212.497|    56.62%|   0:00:06.0| 1924.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2212.460|-2212.485|    56.61%|   0:00:00.0| 1924.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2211.997|-2212.021|    56.71%|   0:00:03.0| 1924.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2210.555|-2210.580|    56.76%|   0:00:07.0| 1924.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2210.550|-2210.574|    56.76%|   0:00:02.0| 1917.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2210.343|-2210.368|    56.76%|   0:00:01.0| 1917.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2210.269|-2210.293|    56.78%|   0:00:00.0| 1917.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2210.186|-2210.210|    56.80%|   0:00:02.0| 1917.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2210.136|-2210.160|    56.80%|   0:00:01.0| 1917.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.051|   -1.051|-2210.186|-2210.210|    56.81%|   0:00:00.0| 1917.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:13 real=0:05:12 mem=1917.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|   -1.051|  -0.025|-2210.210|    56.81%|   0:00:00.0| 1917.8M|   WC_VIEW|  default| core_instance/qmem_instance/memory0_reg_127_/E     |
|   0.005|   -1.051|   0.000|-2210.186|    56.81%|   0:00:00.0| 1917.8M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_70_/D        |
|   0.005|   -1.051|   0.000|-2210.186|    56.81%|   0:00:01.0| 1955.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_95_/D        |
|   0.010|   -1.051|   0.000|-2210.186|    56.81%|   0:00:00.0| 1955.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_65_/D        |
|   0.011|   -1.051|   0.000|-2210.186|    56.81%|   0:00:01.0| 1955.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_66_/D        |
|   0.016|   -1.051|   0.000|-2210.186|    56.81%|   0:00:01.0| 1955.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_61_/D        |
|   0.016|   -1.051|   0.000|-2210.186|    56.81%|   0:00:00.0| 1955.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_61_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=1955.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:16 real=0:05:16 mem=1955.9M) ***
** GigaOpt Optimizer WNS Slack -1.051 TNS Slack -2210.186 Density 56.81
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.051  TNS Slack -2210.186 Density 56.81
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    56.81%|        -|  -1.051|-2210.186|   0:00:00.0| 1955.9M|
|    56.78%|       48|  -1.050|-2210.214|   0:00:03.0| 1955.9M|
|    56.64%|      686|  -1.049|-2209.548|   0:00:09.0| 1955.9M|
|    56.64%|        5|  -1.049|-2209.548|   0:00:00.0| 1955.9M|
|    56.64%|        0|  -1.049|-2209.548|   0:00:00.0| 1955.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.049  TNS Slack -2209.548 Density 56.64
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 622 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:12.5) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1909.31M, totSessionCpu=0:39:06).
*** Starting refinePlace (0:39:07 mem=1909.3M) ***
Total net bbox length = 1.156e+06 (5.134e+05 6.425e+05) (ext = 3.332e+04)
Move report: Timing Driven Placement moves 311 insts, mean move: 3.39 um, max move: 14.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_): (499.20, 301.60) --> (504.60, 310.60)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1947.4MB
Move report: Detail placement moves 7953 insts, mean move: 0.75 um, max move: 8.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1998): (594.20, 609.40) --> (591.60, 604.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1947.4MB
Summary Report:
Instances move: 8156 (out of 51037 movable)
Mean displacement: 0.86 um
Max displacement: 14.40 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_) (499.2, 301.6) -> (504.6, 310.6)
	Length: 20 sites, height: 1 rows, site name: core, cell type: DFQD2
Total net bbox length = 1.160e+06 (5.160e+05 6.438e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:04.9 REAL: 0:00:04.0 MEM: 1947.4MB
*** Finished refinePlace (0:39:12 mem=1947.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1947.4M)


Density : 0.5664
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.9 real=0:00:06.0 mem=1947.4M) ***
** GigaOpt Optimizer WNS Slack -1.050 TNS Slack -2210.028 Density 56.64
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.050|   -1.050|-2210.028|-2210.028|    56.64%|   0:00:00.0| 1947.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.050|   -1.050|-2208.293|-2208.293|    56.68%|   0:01:13.0| 1947.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.049|   -1.049|-2206.924|-2206.924|    56.69%|   0:00:15.0| 1947.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.049|   -1.049|-2204.601|-2204.601|    56.70%|   0:00:21.0| 1947.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.049|   -1.049|-2204.469|-2204.469|    56.70%|   0:00:02.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.048|   -1.048|-2204.128|-2204.128|    56.76%|   0:00:05.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.047|   -1.047|-2202.430|-2202.430|    56.82%|   0:00:12.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.050|   -1.050|-2200.760|-2200.760|    56.83%|   0:00:30.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.050|   -1.050|-2200.729|-2200.729|    56.83%|   0:00:00.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.049|   -1.049|-2200.635|-2200.635|    56.83%|   0:00:01.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.049|   -1.049|-2199.838|-2199.838|    56.87%|   0:00:29.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.051|   -1.051|-2199.771|-2199.771|    56.90%|   0:00:08.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.051|   -1.051|-2199.825|-2199.825|    56.91%|   0:00:01.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.051|   -1.051|-2199.809|-2199.809|    56.90%|   0:00:00.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.048|   -1.048|-2199.435|-2199.435|    56.96%|   0:00:08.0| 1943.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.048|   -1.048|-2199.236|-2199.236|    56.96%|   0:00:01.0| 1936.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.048|   -1.048|-2198.963|-2198.963|    56.96%|   0:00:00.0| 1936.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.048|   -1.048|-2198.946|-2198.946|    56.96%|   0:00:00.0| 1936.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.048|   -1.048|-2198.902|-2198.902|    56.99%|   0:00:06.0| 1936.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.049|   -1.049|-2199.693|-2199.693|    57.01%|   0:00:03.0| 1936.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:36 real=0:03:35 mem=1936.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -1.049|   0.000|-2199.693|    57.01%|   0:00:00.0| 1936.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_132_/D       |
|   0.012|   -1.049|   0.000|-2199.693|    57.01%|   0:00:01.0| 1956.0M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_126_/D       |
|   0.016|   -1.049|   0.000|-2199.693|    57.02%|   0:00:00.0| 1956.0M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_95_/D        |
|   0.016|   -1.049|   0.000|-2199.693|    57.02%|   0:00:00.0| 1956.0M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_95_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1956.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:37 real=0:03:38 mem=1956.0M) ***
** GigaOpt Optimizer WNS Slack -1.049 TNS Slack -2199.693 Density 57.02
*** Starting refinePlace (0:42:50 mem=1956.0M) ***
Total net bbox length = 1.162e+06 (5.174e+05 6.449e+05) (ext = 3.332e+04)
Move report: Timing Driven Placement moves 2878 insts, mean move: 5.45 um, max move: 34.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2505): (289.40, 553.60) --> (265.80, 542.80)
	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1972.0MB
Move report: Detail placement moves 4593 insts, mean move: 0.61 um, max move: 5.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U2077): (635.20, 442.00) --> (638.40, 443.80)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1972.0MB
Summary Report:
Instances move: 6258 (out of 51448 movable)
Mean displacement: 2.88 um
Max displacement: 34.40 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2505) (289.4, 553.6) -> (265.8, 542.8)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 1.168e+06 (5.214e+05 6.463e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:05.8 REAL: 0:00:06.0 MEM: 1972.0MB
*** Finished refinePlace (0:42:56 mem=1972.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1972.0M)


Density : 0.5702
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:07.0 real=0:00:06.0 mem=1972.0M) ***
** GigaOpt Optimizer WNS Slack -1.086 TNS Slack -2206.578 Density 57.02
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.086|   -1.086|-2206.578|-2206.578|    57.02%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.078|   -1.078|-2205.135|-2205.135|    57.02%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.062|   -1.062|-2203.545|-2203.545|    57.02%|   0:00:00.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.063|   -1.063|-2202.932|-2202.932|    57.02%|   0:00:01.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.056|   -1.056|-2202.377|-2202.377|    57.02%|   0:00:02.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.051|   -1.051|-2200.956|-2200.956|    57.02%|   0:00:05.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.051|   -1.051|-2200.771|-2200.771|    57.03%|   0:00:06.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.048|   -1.048|-2200.319|-2200.319|    57.03%|   0:00:01.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.047|   -1.047|-2199.448|-2199.448|    57.03%|   0:00:40.0| 1972.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.045|   -1.045|-2198.929|-2198.929|    57.10%|   0:00:11.0| 1952.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.045|   -1.045|-2197.383|-2197.383|    57.11%|   0:00:53.0| 1952.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.045|   -1.045|-2196.629|-2196.629|    57.12%|   0:00:09.0| 1952.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.043|   -1.043|-2196.029|-2196.029|    57.21%|   0:00:04.0| 1952.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.043|   -1.043|-2194.211|-2194.211|    57.23%|   0:01:13.0| 1952.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.044|   -1.044|-2193.805|-2193.805|    57.24%|   0:00:06.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.043|   -1.043|-2193.549|-2193.549|    57.24%|   0:00:00.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.041|   -1.041|-2190.757|-2190.757|    57.35%|   0:00:06.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.041|   -1.041|-2190.063|-2190.063|    57.38%|   0:00:37.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.041|   -1.041|-2189.944|-2189.944|    57.38%|   0:00:05.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.040|   -1.040|-2188.556|-2188.556|    57.47%|   0:00:04.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.040|   -1.040|-2188.418|-2188.418|    57.48%|   0:00:02.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.038|   -1.038|-2188.104|-2188.104|    57.52%|   0:00:02.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.038|   -1.038|-2185.787|-2185.787|    57.53%|   0:00:03.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.038|   -1.038|-2185.421|-2185.421|    57.61%|   0:00:05.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.038|   -1.038|-2184.228|-2184.228|    57.66%|   0:00:04.0| 1953.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.039|   -1.039|-2178.367|-2178.367|    57.92%|   0:00:34.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.039|   -1.039|-2177.869|-2177.869|    57.94%|   0:00:04.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_71_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.033|   -1.033|-2182.504|-2184.958|    57.96%|   0:00:36.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.033|   -1.033|-2182.101|-2184.555|    57.97%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.033|   -1.033|-2182.080|-2184.534|    57.97%|   0:00:03.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.033|   -1.033|-2181.168|-2183.622|    58.08%|   0:00:03.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -1.032|   -1.032|-2180.889|-2183.344|    58.10%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.032|   -1.032|-2179.751|-2182.205|    58.10%|   0:00:14.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.031|   -1.031|-2179.499|-2181.953|    58.13%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.031|   -1.031|-2178.868|-2181.323|    58.16%|   0:00:07.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.031|   -1.031|-2178.104|-2180.559|    58.17%|   0:00:08.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.031|   -1.031|-2177.916|-2180.370|    58.17%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.031|   -1.031|-2177.765|-2180.219|    58.21%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.031|   -1.031|-2176.677|-2179.132|    58.30%|   0:00:08.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.031|   -1.031|-2176.173|-2178.627|    58.33%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.027|   -1.027|-2179.811|-2184.584|    58.33%|   0:00:26.0| 1959.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.027|   -1.027|-2179.930|-2184.704|    58.33%|   0:00:02.0| 1959.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.026|   -1.026|-2179.223|-2183.997|    58.42%|   0:00:03.0| 1959.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_18_/D                                      |
|  -1.026|   -1.026|-2177.153|-2181.926|    58.43%|   0:00:12.0| 1959.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.026|   -1.026|-2176.972|-2181.745|    58.43%|   0:00:07.0| 1959.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.026|   -1.026|-2176.734|-2181.507|    58.48%|   0:00:02.0| 1959.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.025|   -1.025|-2176.528|-2181.302|    58.49%|   0:00:01.0| 1959.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.026|   -1.026|-2175.889|-2180.662|    58.49%|   0:00:13.0| 1959.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.025|   -1.025|-2175.856|-2180.629|    58.49%|   0:00:01.0| 1959.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.025|   -1.025|-2175.591|-2180.365|    58.52%|   0:00:01.0| 1962.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.025|   -1.025|-2175.313|-2180.087|    58.52%|   0:00:00.0| 1962.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.025|   -1.025|-2175.256|-2180.029|    58.55%|   0:00:03.0| 1962.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.025|   -1.025|-2175.186|-2179.959|    58.58%|   0:00:01.0| 1962.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.021|   -1.021|-2179.104|-2187.299|    58.59%|   0:00:27.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.020|   -1.020|-2179.008|-2187.203|    58.59%|   0:00:01.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.020|   -1.020|-2178.820|-2187.015|    58.59%|   0:00:01.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.020|   -1.020|-2177.800|-2185.995|    58.69%|   0:00:03.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.019|   -1.019|-2177.311|-2185.506|    58.74%|   0:00:03.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.019|   -1.019|-2175.656|-2183.851|    58.74%|   0:00:11.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.019|   -1.019|-2175.330|-2183.525|    58.74%|   0:00:02.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.019|   -1.019|-2174.992|-2183.188|    58.77%|   0:00:02.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -1.018|   -1.018|-2174.993|-2183.189|    58.77%|   0:00:00.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.018|   -1.018|-2174.730|-2182.926|    58.79%|   0:00:05.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -1.018|   -1.018|-2173.987|-2182.183|    58.79%|   0:00:07.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.018|   -1.018|-2173.355|-2181.551|    58.79%|   0:00:09.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.018|   -1.018|-2173.268|-2181.463|    58.79%|   0:00:00.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.018|   -1.018|-2172.499|-2180.695|    58.84%|   0:00:03.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.017|   -1.017|-2172.563|-2180.759|    58.85%|   0:00:01.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.017|   -1.017|-2172.690|-2180.886|    58.87%|   0:00:01.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.017|   -1.017|-2171.991|-2180.186|    58.87%|   0:00:05.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.017|   -1.017|-2171.845|-2180.041|    58.89%|   0:00:01.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.018|   -1.018|-2171.519|-2179.715|    58.93%|   0:00:06.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.017|   -1.017|-2171.430|-2179.626|    58.97%|   0:00:02.0| 1966.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_97_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.014|   -1.014|-2174.816|-2185.819|    58.98%|   0:00:34.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.015|   -1.015|-2174.800|-2185.804|    58.98%|   0:00:02.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.014|   -1.014|-2174.706|-2185.709|    58.98%|   0:00:00.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.014|   -1.014|-2173.779|-2184.782|    59.07%|   0:00:04.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.014|   -1.014|-2173.406|-2184.409|    59.08%|   0:00:01.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.014|   -1.014|-2173.060|-2184.063|    59.15%|   0:00:05.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.015|   -1.015|-2172.255|-2183.258|    59.20%|   0:00:02.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.015|   -1.015|-2172.247|-2183.250|    59.21%|   0:00:01.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.010|   -1.010|-2175.694|-2192.248|    59.21%|   0:00:29.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.010|   -1.010|-2175.521|-2192.074|    59.21%|   0:00:06.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.010|   -1.010|-2175.431|-2191.984|    59.21%|   0:00:00.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.010|   -1.010|-2174.392|-2190.946|    59.31%|   0:00:04.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.009|   -1.009|-2173.585|-2190.138|    59.36%|   0:00:04.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.011|   -1.011|-2171.071|-2187.625|    59.36%|   0:00:14.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.010|   -1.010|-2170.948|-2187.502|    59.36%|   0:00:01.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.009|   -1.009|-2170.689|-2187.243|    59.36%|   0:00:00.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.009|   -1.009|-2170.579|-2187.133|    59.40%|   0:00:02.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.009|   -1.009|-2170.349|-2186.903|    59.41%|   0:00:01.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.009|   -1.009|-2170.263|-2186.816|    59.41%|   0:00:00.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.009|   -1.009|-2169.750|-2186.303|    59.45%|   0:00:04.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.009|   -1.009|-2169.746|-2186.299|    59.47%|   0:00:01.0| 1971.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.006|   -1.006|-2174.795|-2197.539|    59.48%|   0:00:25.0| 1972.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.006|   -1.006|-2174.537|-2197.281|    59.49%|   0:00:00.0| 1972.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.006|   -1.006|-2174.534|-2197.278|    59.49%|   0:00:01.0| 1972.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -1.006|   -1.006|-2173.633|-2196.376|    59.55%|   0:00:01.0| 1972.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.005|   -1.005|-2173.178|-2195.921|    59.57%|   0:00:02.0| 1972.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.005|   -1.005|-2172.013|-2194.757|    59.59%|   0:00:04.0| 1972.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.005|   -1.005|-2171.750|-2194.494|    59.59%|   0:00:02.0| 1972.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.005|   -1.005|-2171.632|-2194.375|    59.59%|   0:00:04.0| 1972.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.004|   -1.004|-2171.442|-2194.185|    59.63%|   0:00:01.0| 1972.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.004|   -1.004|-2170.770|-2193.513|    59.63%|   0:00:12.0| 1973.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.004|   -1.004|-2170.552|-2193.296|    59.63%|   0:00:01.0| 1973.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.004|   -1.004|-2170.402|-2193.145|    59.63%|   0:00:01.0| 1973.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.003|   -1.003|-2169.988|-2192.731|    59.68%|   0:00:02.0| 1973.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.003|   -1.003|-2169.906|-2192.649|    59.69%|   0:00:02.0| 1973.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.003|   -1.003|-2169.872|-2192.615|    59.74%|   0:00:04.0| 1973.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.003|   -1.003|-2169.743|-2192.487|    59.78%|   0:00:03.0| 1973.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.003|   -1.003|-2169.739|-2192.483|    59.79%|   0:00:00.0| 1973.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.000|   -1.000|-2171.681|-2199.416|    59.78%|   0:00:30.0| 1974.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.000|   -1.000|-2170.759|-2198.494|    59.79%|   0:00:02.0| 1974.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.000|   -1.000|-2170.756|-2198.491|    59.79%|   0:00:01.0| 1974.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.000|   -1.000|-2169.393|-2197.128|    59.88%|   0:00:03.0| 1974.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.000|   -1.000|-2169.244|-2196.979|    59.91%|   0:00:01.0| 1974.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.000|   -1.000|-2169.235|-2196.970|    59.91%|   0:00:00.0| 1974.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.000|   -1.000|-2169.087|-2196.822|    59.94%|   0:00:04.0| 1974.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.997|   -0.997|-2170.596|-2204.304|    59.95%|   0:00:22.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.999|   -0.999|-2169.380|-2203.087|    59.96%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.997|   -0.997|-2169.168|-2202.876|    59.96%|   0:00:00.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.997|   -0.997|-2168.788|-2202.495|    60.02%|   0:00:02.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.997|   -0.997|-2168.707|-2202.414|    60.04%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.997|   -0.997|-2168.663|-2202.370|    60.05%|   0:00:00.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.997|   -0.997|-2168.005|-2201.712|    60.06%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.997|   -0.997|-2166.437|-2200.145|    60.06%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_82_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.994|   -0.994|-2169.385|-2209.245|    60.06%|   0:00:19.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.997|   -0.997|-2169.339|-2209.198|    60.07%|   0:00:02.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.994|   -0.994|-2169.046|-2208.906|    60.07%|   0:00:00.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.994|   -0.994|-2168.709|-2208.569|    60.15%|   0:00:03.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.993|   -0.993|-2167.887|-2207.747|    60.16%|   0:00:00.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.993|   -0.993|-2167.115|-2206.975|    60.16%|   0:00:14.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.993|   -0.993|-2166.982|-2206.841|    60.17%|   0:00:04.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.993|   -0.993|-2166.389|-2206.248|    60.22%|   0:00:02.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.992|   -0.992|-2166.198|-2206.057|    60.23%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.992|   -0.992|-2165.442|-2205.302|    60.24%|   0:00:11.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.992|   -0.992|-2165.365|-2205.225|    60.24%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.992|   -0.992|-2164.910|-2204.770|    60.27%|   0:00:02.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.992|   -0.992|-2164.773|-2204.633|    60.30%|   0:00:03.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.992|   -0.992|-2164.522|-2204.382|    60.34%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.992|   -0.992|-2164.505|-2204.365|    60.34%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.989|   -0.989|-2165.046|-2210.479|    60.34%|   0:00:30.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.988|   -0.988|-2164.941|-2210.375|    60.34%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.988|   -0.988|-2164.324|-2209.758|    60.35%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.988|   -0.988|-2162.966|-2208.400|    60.43%|   0:00:03.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.988|   -0.988|-2162.537|-2207.971|    60.45%|   0:00:01.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.988|   -0.988|-2161.861|-2207.295|    60.46%|   0:00:02.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.988|   -0.988|-2161.672|-2207.105|    60.47%|   0:00:02.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.988|   -0.988|-2160.679|-2206.112|    60.49%|   0:00:03.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.988|   -0.988|-2160.678|-2206.112|    60.51%|   0:00:02.0| 1975.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_87_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.984|   -0.984|-2160.858|-2213.747|    60.52%|   0:00:20.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.984|   -0.984|-2160.374|-2213.263|    60.51%|   0:00:04.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.984|   -0.984|-2160.338|-2213.228|    60.51%|   0:00:00.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.985|   -0.985|-2159.946|-2212.836|    60.59%|   0:00:02.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.984|   -0.984|-2159.736|-2212.626|    60.61%|   0:00:02.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.984|   -0.984|-2158.094|-2210.983|    60.61%|   0:00:13.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.984|   -0.984|-2158.071|-2210.961|    60.61%|   0:00:01.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.984|   -0.984|-2157.743|-2210.633|    60.64%|   0:00:01.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.986|   -0.986|-2157.704|-2210.594|    60.65%|   0:00:01.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.984|   -0.984|-2157.500|-2210.389|    60.65%|   0:00:01.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.985|   -0.985|-2157.374|-2210.264|    60.70%|   0:00:05.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.985|   -0.985|-2157.317|-2210.206|    60.72%|   0:00:01.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.984|   -0.984|-2157.168|-2210.058|    60.73%|   0:00:00.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.981|   -0.981|-2159.510|-2219.332|    60.73%|   0:00:18.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.981|   -0.981|-2159.000|-2218.822|    60.73%|   0:00:02.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.981|   -0.981|-2157.813|-2217.635|    60.81%|   0:00:02.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.981|   -0.981|-2157.629|-2217.451|    60.82%|   0:00:01.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.981|   -0.981|-2157.375|-2217.198|    60.83%|   0:00:06.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.981|   -0.981|-2157.347|-2217.169|    60.83%|   0:00:02.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.981|   -0.981|-2157.252|-2217.074|    60.85%|   0:00:01.0| 1977.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.981|   -0.981|-2155.128|-2214.950|    60.91%|   0:00:08.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_110_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.977|   -0.977|-2156.598|-2225.703|    60.97%|   0:00:24.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.977|   -0.977|-2156.107|-2225.211|    60.97%|   0:00:01.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.977|   -0.977|-2156.088|-2225.192|    60.97%|   0:00:00.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.977|   -0.977|-2154.662|-2223.766|    61.02%|   0:00:02.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.977|   -0.977|-2154.234|-2223.338|    61.04%|   0:00:01.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.977|   -0.977|-2153.851|-2222.955|    61.05%|   0:00:03.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.977|   -0.977|-2153.821|-2222.925|    61.05%|   0:00:02.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.977|   -0.977|-2153.741|-2222.845|    61.06%|   0:00:01.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_102_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.973|   -0.973|-2153.379|-2232.562|    61.08%|   0:00:21.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.973|   -0.973|-2153.184|-2232.367|    61.08%|   0:00:01.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.973|   -0.973|-2151.970|-2231.153|    61.13%|   0:00:02.0| 1981.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.974|   -0.974|-2151.673|-2230.856|    61.13%|   0:00:10.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.973|   -0.973|-2151.383|-2230.566|    61.13%|   0:00:00.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.973|   -0.973|-2151.375|-2230.559|    61.13%|   0:00:00.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.972|   -0.972|-2151.095|-2230.278|    61.16%|   0:00:02.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.972|   -0.972|-2150.406|-2229.589|    61.18%|   0:00:03.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.972|   -0.972|-2149.660|-2228.843|    61.18%|   0:00:08.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.972|   -0.972|-2149.647|-2228.830|    61.18%|   0:00:00.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.973|   -0.973|-2149.275|-2228.458|    61.20%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.972|   -0.972|-2149.076|-2228.259|    61.20%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.972|   -0.972|-2148.952|-2228.135|    61.20%|   0:00:00.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.972|   -0.972|-2148.117|-2227.300|    61.21%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.972|   -0.972|-2147.937|-2227.120|    61.22%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.969|   -0.969|-2146.743|-2234.893|    61.21%|   0:00:16.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.969|   -0.969|-2146.718|-2234.867|    61.22%|   0:00:00.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.968|   -0.968|-2145.414|-2233.564|    61.26%|   0:00:02.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.968|   -0.968|-2144.612|-2232.762|    61.29%|   0:00:04.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.968|   -0.968|-2144.201|-2232.351|    61.30%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.968|   -0.968|-2143.432|-2231.582|    61.30%|   0:00:02.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.968|   -0.968|-2143.115|-2231.265|    61.30%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.968|   -0.968|-2143.077|-2231.227|    61.30%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.968|   -0.968|-2142.377|-2230.527|    61.35%|   0:00:04.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.968|   -0.968|-2141.746|-2229.896|    61.38%|   0:00:02.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.968|   -0.968|-2141.730|-2229.880|    61.38%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.967|   -0.967|-2139.952|-2237.688|    61.38%|   0:00:20.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.966|   -0.966|-2139.796|-2237.533|    61.39%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.965|   -0.965|-2139.512|-2237.249|    61.41%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.964|   -0.964|-2139.143|-2236.879|    61.41%|   0:00:01.0| 1990.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.964|   -0.964|-2135.313|-2233.049|    61.50%|   0:00:11.0| 1996.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.964|   -0.964|-2133.567|-2231.303|    61.54%|   0:00:03.0| 1996.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.964|   -0.964|-2133.414|-2231.150|    61.60%|   0:00:09.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.958|   -0.958|-2126.833|-2235.275|    61.60%|   0:00:17.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.958|   -0.958|-2126.812|-2235.254|    61.60%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.957|   -0.957|-2125.724|-2234.167|    61.63%|   0:00:02.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.957|   -0.957|-2125.399|-2233.841|    61.65%|   0:00:03.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.957|   -0.957|-2125.221|-2233.663|    61.65%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.957|   -0.957|-2125.039|-2233.481|    61.67%|   0:00:03.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_121_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.954|   -0.954|-2114.972|-2232.783|    61.67%|   0:00:14.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.953|   -0.953|-2114.706|-2232.517|    61.67%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.953|   -0.953|-2114.548|-2232.358|    61.67%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.953|   -0.953|-2114.284|-2232.095|    61.69%|   0:00:02.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.953|   -0.953|-2113.893|-2231.704|    61.69%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.953|   -0.953|-2113.592|-2231.403|    61.70%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.953|   -0.953|-2113.386|-2231.197|    61.72%|   0:00:03.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.953|   -0.953|-2112.862|-2230.673|    61.74%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_103_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.947|   -0.947|-2101.885|-2230.672|    61.74%|   0:00:08.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.947|   -0.947|-2101.515|-2230.302|    61.74%|   0:00:02.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.947|   -0.947|-2101.426|-2230.213|    61.74%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.947|   -0.947|-2100.901|-2229.688|    61.75%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.947|   -0.947|-2100.545|-2229.332|    61.76%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.947|   -0.947|-2100.387|-2229.174|    61.76%|   0:00:02.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.947|   -0.947|-2100.346|-2229.133|    61.77%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.947|   -0.947|-2100.298|-2229.085|    61.77%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.947|   -0.947|-2100.260|-2229.047|    61.77%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.947|   -0.947|-2100.256|-2229.042|    61.77%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.947|   -0.947|-2100.251|-2229.038|    61.77%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.947|   -0.947|-2100.241|-2229.028|    61.77%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_66_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.939|   -0.939|-2078.333|-2217.037|    61.77%|   0:00:05.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.938|   -0.938|-2077.854|-2216.558|    61.77%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.938|   -0.938|-2076.955|-2215.659|    61.77%|   0:00:04.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.938|   -0.938|-2075.403|-2214.106|    61.78%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.937|   -0.937|-2075.014|-2213.718|    61.79%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.937|   -0.937|-2074.041|-2212.745|    61.79%|   0:00:03.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.936|   -0.936|-2073.710|-2212.414|    61.79%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.936|   -0.936|-2073.630|-2212.334|    61.79%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.936|   -0.936|-2073.589|-2212.292|    61.80%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.936|   -0.936|-2072.725|-2211.428|    61.81%|   0:00:02.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.936|   -0.936|-2072.720|-2211.424|    61.81%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_88_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.917|   -0.917|-1945.583|-2090.411|    61.81%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.909|   -0.909|-1943.697|-2088.524|    61.81%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.902|   -0.902|-1941.666|-2086.493|    61.81%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.899|   -0.899|-1932.847|-2077.675|    61.81%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.892|   -0.892|-1928.307|-2073.135|    61.81%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.891|   -0.891|-1926.196|-2071.024|    61.81%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.890|   -0.890|-1922.672|-2067.500|    61.81%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.889|   -0.889|-1921.422|-2066.250|    61.81%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.887|   -0.887|-1916.407|-2061.235|    61.81%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.880|   -0.880|-1912.320|-2057.148|    61.82%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.879|   -0.879|-1908.928|-2053.756|    61.82%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.878|   -0.878|-1906.668|-2051.496|    61.82%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.877|   -0.877|-1905.190|-2050.018|    61.82%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.874|   -0.874|-1903.538|-2048.366|    61.82%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.873|   -0.873|-1900.421|-2045.249|    61.82%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.872|   -0.872|-1899.215|-2044.043|    61.82%|   0:00:02.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.870|   -0.870|-1896.271|-2041.099|    61.82%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.870|   -0.870|-1893.980|-2038.808|    61.82%|   0:00:02.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.870|   -0.870|-1893.675|-2038.502|    61.82%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.870|   -0.870|-1893.344|-2038.172|    61.82%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.869|   -0.869|-1895.244|-2040.072|    61.83%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.869|   -0.869|-1894.426|-2039.254|    61.84%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.869|   -0.869|-1894.306|-2039.134|    61.84%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.869|   -0.869|-1894.230|-2039.058|    61.84%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.869|   -0.869|-1894.680|-2039.508|    61.85%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.867|   -0.867|-1894.145|-2038.973|    61.86%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.867|   -0.867|-1893.206|-2038.034|    61.87%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.867|   -0.867|-1892.410|-2037.238|    61.87%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.867|   -0.867|-1892.368|-2037.196|    61.87%|   0:00:01.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.867|   -0.867|-1892.299|-2037.127|    61.87%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.867|   -0.867|-1892.307|-2037.135|    61.87%|   0:00:00.0| 1993.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:21:24 real=0:21:23 mem=1993.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.181|   -0.867|-231.137|-2037.135|    61.87%|   0:00:01.0| 1993.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_98_/D                           |
|  -0.175|   -0.867|-217.358|-2023.298|    61.87%|   0:00:01.0| 2012.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_64_/D                           |
|  -0.163|   -0.867|-210.428|-2016.369|    61.88%|   0:00:01.0| 2012.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
|  -0.166|   -0.867|-207.619|-2013.572|    61.88%|   0:00:03.0| 2012.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
|  -0.156|   -0.867|-201.001|-2006.954|    61.88%|   0:00:01.0| 2012.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_75_/D                           |
|  -0.156|   -0.867|-200.172|-2006.125|    61.88%|   0:00:00.0| 1993.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_75_/D                           |
|  -0.148|   -0.867|-194.631|-2000.584|    61.88%|   0:00:01.0| 2012.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
|  -0.139|   -0.867|-181.819|-1990.381|    61.89%|   0:00:04.0| 2031.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_107_/D                          |
|  -0.132|   -0.867|-181.152|-1989.713|    61.89%|   0:00:00.0| 2031.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_118_/D                          |
|  -0.126|   -0.867|-169.159|-1982.561|    61.89%|   0:00:01.0| 2051.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_70_/D                           |
|  -0.120|   -0.867|-153.521|-1973.543|    61.89%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.112|   -0.867|-149.559|-1969.581|    61.89%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_119_/D                          |
|  -0.109|   -0.867|-138.188|-1958.970|    61.90%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
|  -0.103|   -0.867|-133.273|-1954.055|    61.90%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_17_/D                           |
|  -0.096|   -0.867|-105.966|-1934.401|    61.90%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_28_/D                           |
|  -0.094|   -0.867|-102.747|-1931.182|    61.91%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.095|   -0.867|-101.836|-1930.271|    61.91%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.095|   -0.867|-101.763|-1930.198|    61.91%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_56_/D                           |
|  -0.086|   -0.867| -83.151|-1911.073|    61.91%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_82_/D                           |
|  -0.079|   -0.867| -75.146|-1902.403|    61.91%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_93_/D                           |
|  -0.079|   -0.867| -66.879|-1889.773|    61.92%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_125_/D                          |
|  -0.078|   -0.867| -66.557|-1889.451|    61.92%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_125_/D                          |
|  -0.073|   -0.867| -65.707|-1888.601|    61.92%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_125_/D                          |
|  -0.071|   -0.867| -59.144|-1881.863|    61.93%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_73_/D                           |
|  -0.071|   -0.867| -56.031|-1878.477|    61.93%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_73_/D                           |
|  -0.069|   -0.867| -55.837|-1878.283|    61.93%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_125_/D                          |
|  -0.069|   -0.867| -54.480|-1876.926|    61.93%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_125_/D                          |
|  -0.069|   -0.867| -54.440|-1876.886|    61.93%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_125_/D                          |
|  -0.061|   -0.867|  -5.211|-1843.811|    61.93%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_84_/D                           |
|  -0.054|   -0.867|  -4.542|-1843.141|    61.93%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_77_/D                           |
|  -0.047|   -0.867|  -3.353|-1841.952|    61.94%|   0:00:01.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_62_/D                           |
|  -0.045|   -0.867|  -2.712|-1841.311|    61.94%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_84_/D                             |
|  -0.045|   -0.867|  -2.575|-1841.174|    61.94%|   0:00:00.0| 2070.0M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_84_/D                             |
|   0.016|   -0.867|   0.000|-1838.598|    61.94%|   0:00:00.0| 2089.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_95_/D        |
|   0.016|   -0.867|   0.000|-1838.598|    61.94%|   0:00:00.0| 2089.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_95_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.0 real=0:00:24.0 mem=2089.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:21:48 real=0:21:47 mem=2089.1M) ***
** GigaOpt Optimizer WNS Slack -0.867 TNS Slack -1838.598 Density 61.94
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.867  TNS Slack -1838.598 Density 61.94
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.94%|        -|  -0.867|-1838.598|   0:00:00.0| 2089.1M|
|    61.77%|      182|  -0.867|-1838.553|   0:00:04.0| 2089.1M|
|    60.31%|     4471|  -0.863|-1819.684|   0:00:20.0| 2089.1M|
|    60.31%|       29|  -0.863|-1819.678|   0:00:01.0| 2089.1M|
|    60.31%|        0|  -0.863|-1819.678|   0:00:00.0| 2089.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.863  TNS Slack -1819.678 Density 60.31
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1365 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:25.6) (real = 0:00:26.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:26, real=0:00:26, mem=1999.79M, totSessionCpu=1:05:12).
*** Starting refinePlace (1:05:12 mem=1999.8M) ***
Total net bbox length = 1.198e+06 (5.386e+05 6.597e+05) (ext = 3.332e+04)
Move report: Timing Driven Placement moves 29338 insts, mean move: 5.90 um, max move: 50.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_): (514.00, 569.80) --> (562.60, 571.60)
	Runtime: CPU: 0:00:12.4 REAL: 0:00:13.0 MEM: 2054.5MB
Move report: Detail placement moves 16875 insts, mean move: 0.54 um, max move: 6.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U546): (447.20, 609.40) --> (443.00, 607.60)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2054.5MB
Summary Report:
Instances move: 31849 (out of 55370 movable)
Mean displacement: 5.53 um
Max displacement: 50.40 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_) (514, 569.8) -> (562.6, 571.6)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 1.228e+06 (5.564e+05 6.712e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 2054.5MB
*** Finished refinePlace (1:05:26 mem=2054.5M) ***
Finished re-routing un-routed nets (0:00:00.2 2054.5M)


Density : 0.6031
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.3 real=0:00:17.0 mem=2054.5M) ***
** GigaOpt Optimizer WNS Slack -0.923 TNS Slack -1863.878 Density 60.31
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.923|   -0.923|-1863.873|-1863.878|    60.31%|   0:00:00.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.926|   -0.926|-1855.346|-1855.350|    60.31%|   0:00:01.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.913|   -0.913|-1853.809|-1853.813|    60.31%|   0:00:00.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.884|   -0.884|-1850.098|-1850.102|    60.31%|   0:00:00.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.878|   -0.878|-1845.654|-1845.658|    60.32%|   0:00:02.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.870|   -0.870|-1838.539|-1838.543|    60.33%|   0:00:01.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.869|   -0.869|-1832.611|-1832.615|    60.33%|   0:00:13.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.866|   -0.866|-1830.425|-1830.429|    60.34%|   0:00:02.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.865|   -0.865|-1828.928|-1828.932|    60.34%|   0:00:05.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.865|   -0.865|-1828.256|-1828.260|    60.34%|   0:00:03.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.863|   -0.863|-1827.337|-1827.341|    60.35%|   0:00:00.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.859|   -0.859|-1823.724|-1823.728|    60.35%|   0:00:03.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.859|   -0.859|-1819.614|-1819.619|    60.36%|   0:00:18.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.859|   -0.859|-1819.448|-1819.453|    60.36%|   0:00:02.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.855|   -0.855|-1818.157|-1818.161|    60.38%|   0:00:02.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.855|   -0.855|-1814.780|-1814.785|    60.38%|   0:00:15.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.855|   -0.855|-1814.360|-1814.364|    60.38%|   0:00:02.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.854|   -0.854|-1813.131|-1813.136|    60.42%|   0:00:02.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.854|   -0.854|-1811.996|-1812.001|    60.42%|   0:00:01.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.854|   -0.854|-1811.943|-1811.947|    60.42%|   0:00:00.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.853|   -0.853|-1811.806|-1811.810|    60.43%|   0:00:00.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.853|   -0.853|-1811.282|-1811.286|    60.43%|   0:00:01.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.853|   -0.853|-1811.263|-1811.267|    60.43%|   0:00:00.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.851|   -0.851|-1810.639|-1810.643|    60.45%|   0:00:00.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.851|   -0.851|-1810.589|-1810.593|    60.45%|   0:00:01.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.850|   -0.850|-1809.107|-1809.111|    60.47%|   0:00:02.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.850|   -0.850|-1808.531|-1808.535|    60.48%|   0:00:01.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.850|   -0.850|-1808.485|-1808.489|    60.48%|   0:00:00.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.850|   -0.850|-1807.308|-1807.312|    60.49%|   0:00:01.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.850|   -0.850|-1806.551|-1806.555|    60.50%|   0:00:01.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.849|   -0.849|-1805.891|-1805.895|    60.51%|   0:00:01.0| 2054.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.848|   -0.848|-1804.437|-1804.441|    60.52%|   0:00:01.0| 2054.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.848|   -0.848|-1803.983|-1803.988|    60.53%|   0:00:01.0| 2054.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.848|   -0.848|-1803.393|-1803.397|    60.54%|   0:00:01.0| 2054.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.848|   -0.848|-1803.216|-1803.220|    60.59%|   0:00:03.0| 2054.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.849|   -0.849|-1803.082|-1803.086|    60.61%|   0:00:01.0| 2054.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_78_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.849|   -0.849|-1803.082|-1803.086|    60.63%|   0:00:01.0| 2054.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:28 real=0:01:28 mem=2054.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.849|  -0.004|-1803.086|    60.63%|   0:00:01.0| 2054.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
|   0.005|   -0.849|   0.000|-1803.082|    60.63%|   0:00:00.0| 2073.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_68_/D        |
|   0.015|   -0.849|   0.000|-1803.082|    60.63%|   0:00:00.0| 2073.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_126_/D       |
|   0.015|   -0.849|   0.000|-1803.082|    60.63%|   0:00:00.0| 2073.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_126_/D       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2073.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:29 real=0:01:29 mem=2073.7M) ***
** GigaOpt Optimizer WNS Slack -0.849 TNS Slack -1803.082 Density 60.63
*** Starting refinePlace (1:06:59 mem=2073.7M) ***
Total net bbox length = 1.229e+06 (5.574e+05 6.721e+05) (ext = 3.332e+04)
Move report: Timing Driven Placement moves 2511 insts, mean move: 3.38 um, max move: 22.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_16496_0): (560.20, 434.80) --> (569.80, 422.20)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:04.0 MEM: 2073.7MB
Move report: Detail placement moves 4296 insts, mean move: 0.62 um, max move: 5.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_16241_0): (328.20, 672.40) --> (329.80, 676.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2073.7MB
Summary Report:
Instances move: 5380 (out of 55623 movable)
Mean displacement: 1.96 um
Max displacement: 22.20 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_16496_0) (560.2, 434.8) -> (569.8, 422.2)
	Length: 22 sites, height: 1 rows, site name: core, cell type: CKND2D8
Total net bbox length = 1.232e+06 (5.586e+05 6.732e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 2073.7MB
*** Finished refinePlace (1:07:05 mem=2073.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2073.7M)


Density : 0.6063
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.4 real=0:00:06.0 mem=2073.7M) ***
** GigaOpt Optimizer WNS Slack -0.857 TNS Slack -1804.050 Density 60.63
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.857|   -0.857|-1804.050|-1804.050|    60.63%|   0:00:00.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.851|   -0.851|-1803.670|-1803.670|    60.63%|   0:00:03.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.847|   -0.847|-1803.027|-1803.027|    60.64%|   0:00:06.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.847|   -0.847|-1802.408|-1802.408|    60.64%|   0:00:22.0| 2073.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.845|   -0.845|-1800.549|-1800.549|    60.68%|   0:00:07.0| 2071.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.844|   -0.844|-1796.015|-1796.015|    60.68%|   0:00:19.0| 2071.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.844|   -0.844|-1794.088|-1794.088|    60.68%|   0:00:13.0| 2071.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.841|   -0.841|-1792.726|-1792.726|    60.71%|   0:00:02.0| 2069.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.841|   -0.841|-1791.120|-1791.120|    60.72%|   0:00:38.0| 2069.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.841|   -0.841|-1789.445|-1789.445|    60.80%|   0:00:08.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.840|   -0.840|-1788.200|-1788.200|    60.84%|   0:00:05.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1787.591|-1787.591|    60.84%|   0:00:01.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1787.020|-1787.020|    60.84%|   0:00:04.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.842|   -0.842|-1786.762|-1786.762|    60.88%|   0:00:19.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.842|   -0.842|-1785.979|-1785.979|    60.90%|   0:00:05.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.840|   -0.840|-1785.751|-1785.751|    60.90%|   0:00:00.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.839|   -0.839|-1785.626|-1785.626|    60.90%|   0:00:01.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.839|   -0.839|-1785.370|-1785.370|    60.91%|   0:00:08.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.839|   -0.839|-1785.308|-1785.308|    60.91%|   0:00:01.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.839|   -0.839|-1785.156|-1785.156|    60.92%|   0:00:00.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.839|   -0.839|-1784.911|-1784.911|    60.94%|   0:00:06.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.839|   -0.839|-1784.789|-1784.789|    60.96%|   0:00:02.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.839|   -0.839|-1784.818|-1784.818|    60.97%|   0:00:01.0| 2050.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:52 real=0:02:51 mem=2050.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:52 real=0:02:52 mem=2050.0M) ***
** GigaOpt Optimizer WNS Slack -0.839 TNS Slack -1784.818 Density 60.97
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.839  TNS Slack -1784.818 Density 60.97
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    60.97%|        -|  -0.839|-1784.818|   0:00:00.0| 2050.0M|
|    60.91%|       85|  -0.839|-1784.275|   0:00:04.0| 2050.0M|
|    60.47%|     2094|  -0.835|-1781.573|   0:00:14.0| 2050.0M|
|    60.47%|        9|  -0.835|-1781.573|   0:00:01.0| 2050.0M|
|    60.47%|        0|  -0.835|-1781.573|   0:00:00.0| 2050.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.835  TNS Slack -1781.573 Density 60.47
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1392 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:19.2) (real = 0:00:19.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:19, real=0:00:19, mem=2007.56M, totSessionCpu=1:10:17).
*** Starting refinePlace (1:10:17 mem=2007.6M) ***
Total net bbox length = 1.235e+06 (5.602e+05 6.746e+05) (ext = 3.332e+04)
Move report: Timing Driven Placement moves 2573 insts, mean move: 2.94 um, max move: 21.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12453_0): (302.80, 596.80) --> (315.00, 605.80)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2043.7MB
Move report: Detail placement moves 11970 insts, mean move: 1.83 um, max move: 9.00 um
	Max move on inst (core_instance/mac_array_instance/FE_OCPC6273_q_temp_328_): (346.00, 609.40) --> (355.00, 609.40)
	Runtime: CPU: 0:00:06.3 REAL: 0:00:06.0 MEM: 2043.7MB
Summary Report:
Instances move: 12772 (out of 56092 movable)
Mean displacement: 2.20 um
Max displacement: 26.80 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12453_0) (302.8, 596.8) -> (320.6, 605.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.197e+06 (5.216e+05 6.749e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:09.6 REAL: 0:00:09.0 MEM: 2043.7MB
*** Finished refinePlace (1:10:27 mem=2043.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2043.7M)


Density : 0.6047
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.3 real=0:00:10.0 mem=2043.7M) ***
** GigaOpt Optimizer WNS Slack -0.853 TNS Slack -1790.140 Density 60.47
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.853|   -0.853|-1790.140|-1790.140|    60.47%|   0:00:00.0| 2043.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.844|   -0.844|-1788.105|-1788.105|    60.47%|   0:00:01.0| 2043.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.847|   -0.847|-1786.763|-1786.763|    60.47%|   0:00:04.0| 2043.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.843|   -0.843|-1786.050|-1786.050|    60.47%|   0:00:00.0| 2043.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.843|   -0.843|-1785.760|-1785.760|    60.47%|   0:00:01.0| 2043.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.840|   -0.840|-1785.091|-1785.091|    60.48%|   0:00:00.0| 2043.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.840|   -0.840|-1784.272|-1784.272|    60.48%|   0:00:02.0| 2039.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.838|   -0.838|-1783.549|-1783.549|    60.49%|   0:00:00.0| 2039.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.838|   -0.838|-1782.451|-1782.451|    60.49%|   0:00:06.0| 2022.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.838|   -0.838|-1782.447|-1782.447|    60.49%|   0:00:00.0| 2022.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.837|   -0.837|-1781.693|-1781.693|    60.51%|   0:00:01.0| 2022.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.837|   -0.837|-1781.147|-1781.147|    60.51%|   0:00:03.0| 2022.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.837|   -0.837|-1780.667|-1780.667|    60.52%|   0:00:01.0| 2022.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.837|   -0.837|-1780.668|-1780.668|    60.52%|   0:00:00.0| 2022.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.6 real=0:00:19.0 mem=2022.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -0.837|   0.000|-1780.668|    60.52%|   0:00:00.0| 2022.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_83_/D        |
|   0.009|   -0.837|   0.000|-1780.667|    60.52%|   0:00:00.0| 2022.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory13_reg_51_/E |
|   0.016|   -0.837|   0.000|-1780.667|    60.52%|   0:00:01.0| 2041.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_91_/D        |
|   0.016|   -0.837|   0.000|-1780.668|    60.52%|   0:00:00.0| 2041.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_91_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=2041.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.9 real=0:00:20.0 mem=2041.7M) ***
*** Starting refinePlace (1:10:50 mem=2041.7M) ***
Total net bbox length = 1.197e+06 (5.220e+05 6.754e+05) (ext = 3.332e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2041.7MB
Summary Report:
Instances move: 0 (out of 56165 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.197e+06 (5.220e+05 6.754e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2041.7MB
*** Finished refinePlace (1:10:50 mem=2041.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2041.7M)


Density : 0.6052
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2041.7M) ***
** GigaOpt Optimizer WNS Slack -0.839 TNS Slack -1781.702 Density 60.52
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1405 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:50:16 real=0:50:12 mem=2041.7M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.839
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.839 TNS Slack -1781.702 Density 60.52
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.839|   -0.839|-1781.702|-1781.702|    60.52%|   0:00:00.0| 1990.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.836|   -0.836|-1777.774|-1777.774|    60.54%|   0:00:54.0| 1992.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.835|   -0.835|-1775.690|-1775.690|    60.55%|   0:00:26.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.835|   -0.835|-1774.964|-1774.964|    60.56%|   0:00:09.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.835|   -0.835|-1772.339|-1772.339|    60.56%|   0:00:16.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1769.453|-1769.453|    60.62%|   0:00:08.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1769.054|-1769.054|    60.63%|   0:00:18.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1769.046|-1769.046|    60.63%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1768.003|-1768.003|    60.65%|   0:00:04.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1767.698|-1767.698|    60.65%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1767.297|-1767.297|    60.65%|   0:00:08.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1766.570|-1766.570|    60.67%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.834|   -0.834|-1764.936|-1764.936|    60.69%|   0:00:35.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1764.870|-1764.870|    60.69%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1763.275|-1763.275|    60.72%|   0:00:10.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1763.069|-1763.069|    60.73%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1762.584|-1762.584|    60.73%|   0:00:15.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1762.022|-1762.022|    60.76%|   0:00:03.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1761.992|-1761.992|    60.77%|   0:00:06.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1761.819|-1761.819|    60.78%|   0:00:03.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1761.812|-1761.812|    60.78%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1761.722|-1761.722|    60.78%|   0:00:03.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1761.654|-1761.654|    60.79%|   0:00:03.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1761.647|-1761.647|    60.79%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.834|   -0.834|-1757.911|-1757.911|    60.79%|   0:00:04.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.834|   -0.834|-1757.384|-1757.384|    60.80%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.834|   -0.834|-1755.904|-1755.904|    60.80%|   0:00:05.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.834|   -0.834|-1755.386|-1755.386|    60.80%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.834|   -0.834|-1754.733|-1754.733|    60.83%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.834|   -0.834|-1754.708|-1754.708|    60.83%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.834|   -0.834|-1754.665|-1754.665|    60.83%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.834|   -0.834|-1754.594|-1754.594|    60.85%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.834|   -0.834|-1751.649|-1751.649|    60.86%|   0:00:07.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.834|   -0.834|-1750.948|-1750.948|    60.86%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.834|   -0.834|-1750.536|-1750.536|    60.90%|   0:00:03.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.834|   -0.834|-1750.486|-1750.486|    60.90%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.834|   -0.834|-1750.401|-1750.401|    60.91%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.834|   -0.834|-1750.255|-1750.255|    60.92%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.834|   -0.834|-1750.171|-1750.171|    60.92%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.834|   -0.834|-1750.121|-1750.121|    60.92%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.834|   -0.834|-1746.972|-1746.972|    60.93%|   0:00:05.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.834|   -0.834|-1746.445|-1746.445|    60.93%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.834|   -0.834|-1745.335|-1745.335|    60.95%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.834|   -0.834|-1744.375|-1744.375|    60.96%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.834|   -0.834|-1744.277|-1744.277|    60.96%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.834|   -0.834|-1744.214|-1744.214|    60.96%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.834|   -0.834|-1744.034|-1744.034|    60.98%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.834|   -0.834|-1744.020|-1744.020|    60.98%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.834|   -0.834|-1743.983|-1743.983|    60.99%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.834|   -0.834|-1743.939|-1743.939|    60.99%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.834|   -0.834|-1742.591|-1742.591|    60.99%|   0:00:03.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.834|   -0.834|-1742.330|-1742.330|    60.99%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.834|   -0.834|-1741.981|-1741.981|    61.00%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.834|   -0.834|-1741.660|-1741.660|    61.00%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.834|   -0.834|-1741.578|-1741.578|    61.00%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.834|   -0.834|-1741.036|-1741.036|    61.01%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.834|   -0.834|-1741.009|-1741.009|    61.01%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.834|   -0.834|-1740.965|-1740.965|    61.01%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_15_/D                                       |
|  -0.834|   -0.834|-1737.617|-1737.617|    61.01%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.834|   -0.834|-1737.240|-1737.240|    61.02%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.834|   -0.834|-1736.615|-1736.615|    61.02%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.834|   -0.834|-1736.473|-1736.473|    61.02%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.834|   -0.834|-1735.938|-1735.938|    61.02%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.834|   -0.834|-1735.916|-1735.916|    61.03%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.834|   -0.834|-1735.591|-1735.591|    61.03%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.834|   -0.834|-1735.503|-1735.503|    61.04%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.834|   -0.834|-1735.331|-1735.331|    61.03%|   0:00:03.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.834|   -0.834|-1735.269|-1735.269|    61.04%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.834|   -0.834|-1735.269|-1735.269|    61.04%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.834|   -0.834|-1733.730|-1733.730|    61.04%|   0:00:03.0| 2040.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.834|   -0.834|-1733.649|-1733.649|    61.04%|   0:00:00.0| 2040.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.834|   -0.834|-1733.327|-1733.327|    61.04%|   0:00:01.0| 2040.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.834|   -0.834|-1733.287|-1733.287|    61.04%|   0:00:00.0| 2040.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.834|   -0.834|-1733.140|-1733.140|    61.04%|   0:00:00.0| 2040.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.834|   -0.834|-1731.813|-1731.813|    61.05%|   0:00:02.0| 2040.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.834|   -0.834|-1731.355|-1731.355|    61.05%|   0:00:01.0| 2040.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.834|   -0.834|-1730.925|-1730.925|    61.05%|   0:00:00.0| 2040.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1730.106|-1730.106|    61.05%|   0:00:01.0| 2040.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.834|   -0.834|-1729.910|-1729.910|    61.05%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.834|   -0.834|-1729.859|-1729.859|    61.05%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.834|   -0.834|-1729.774|-1729.774|    61.06%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.834|   -0.834|-1729.765|-1729.765|    61.06%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_10_/D                                      |
|  -0.834|   -0.834|-1728.560|-1728.560|    61.06%|   0:00:03.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.834|   -0.834|-1728.527|-1728.527|    61.06%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1726.710|-1726.710|    61.06%|   0:00:03.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1726.182|-1726.182|    61.07%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1726.177|-1726.177|    61.07%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1726.122|-1726.122|    61.07%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1725.534|-1725.534|    61.08%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_9_/D                                       |
|  -0.834|   -0.834|-1725.317|-1725.317|    61.08%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1725.275|-1725.275|    61.08%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1725.241|-1725.241|    61.08%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1724.932|-1724.932|    61.08%|   0:00:05.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1724.881|-1724.881|    61.09%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1724.710|-1724.710|    61.09%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1724.464|-1724.464|    61.09%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1724.408|-1724.408|    61.10%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.834|   -0.834|-1724.368|-1724.368|    61.10%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.834|   -0.834|-1724.355|-1724.355|    61.10%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.834|   -0.834|-1717.786|-1717.786|    61.11%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.834|   -0.834|-1717.907|-1717.907|    61.12%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.834|   -0.834|-1714.978|-1714.978|    61.12%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.834|   -0.834|-1713.082|-1713.082|    61.12%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.834|   -0.834|-1712.935|-1712.935|    61.12%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.834|   -0.834|-1712.919|-1712.919|    61.12%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.834|   -0.834|-1712.908|-1712.908|    61.13%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.834|   -0.834|-1710.770|-1710.770|    61.13%|   0:00:03.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.834|   -0.834|-1710.719|-1710.719|    61.13%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.834|   -0.834|-1710.031|-1710.031|    61.13%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.834|   -0.834|-1710.003|-1710.003|    61.13%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.834|   -0.834|-1709.950|-1709.950|    61.13%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.834|   -0.834|-1709.497|-1709.497|    61.14%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.834|   -0.834|-1709.385|-1709.385|    61.14%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.834|   -0.834|-1709.225|-1709.225|    61.14%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.834|   -0.834|-1709.187|-1709.187|    61.14%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.834|   -0.834|-1708.948|-1708.948|    61.14%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.834|   -0.834|-1708.937|-1708.937|    61.14%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.834|   -0.834|-1708.292|-1708.292|    61.15%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.834|   -0.834|-1708.285|-1708.285|    61.15%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.834|   -0.834|-1707.800|-1707.800|    61.15%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.834|   -0.834|-1707.738|-1707.738|    61.15%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.834|   -0.834|-1707.394|-1707.394|    61.15%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.834|   -0.834|-1707.238|-1707.238|    61.15%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.834|   -0.834|-1707.233|-1707.233|    61.15%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.834|   -0.834|-1706.212|-1706.212|    61.15%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.834|   -0.834|-1705.837|-1705.837|    61.16%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.834|   -0.834|-1705.494|-1705.494|    61.15%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.834|   -0.834|-1704.900|-1704.900|    61.16%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.834|   -0.834|-1704.737|-1704.737|    61.16%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.834|   -0.834|-1704.446|-1704.446|    61.16%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.834|   -0.834|-1703.883|-1703.883|    61.16%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.834|   -0.834|-1703.868|-1703.868|    61.16%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.834|   -0.834|-1702.596|-1702.596|    61.17%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.834|   -0.834|-1702.560|-1702.560|    61.17%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.834|   -0.834|-1702.290|-1702.290|    61.17%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.834|   -0.834|-1702.138|-1702.138|    61.17%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.834|   -0.834|-1702.132|-1702.132|    61.17%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.834|   -0.834|-1702.020|-1702.020|    61.17%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.834|   -0.834|-1701.998|-1701.998|    61.17%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.834|   -0.834|-1701.988|-1701.988|    61.17%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.834|   -0.834|-1701.964|-1701.964|    61.18%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.834|   -0.834|-1701.955|-1701.955|    61.18%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.834|   -0.834|-1701.938|-1701.938|    61.18%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.834|   -0.834|-1701.927|-1701.927|    61.18%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.834|   -0.834|-1701.716|-1701.716|    61.18%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.834|   -0.834|-1701.554|-1701.554|    61.18%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.834|   -0.834|-1701.451|-1701.451|    61.18%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.834|   -0.834|-1701.398|-1701.398|    61.18%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.834|   -0.834|-1700.124|-1700.124|    61.19%|   0:00:03.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.834|   -0.834|-1699.116|-1699.116|    61.19%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.834|   -0.834|-1699.109|-1699.109|    61.19%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.834|   -0.834|-1698.794|-1698.794|    61.19%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.834|   -0.834|-1698.786|-1698.786|    61.19%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.834|   -0.834|-1698.158|-1698.158|    61.19%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.834|   -0.834|-1697.988|-1697.988|    61.19%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.834|   -0.834|-1697.964|-1697.964|    61.19%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.834|   -0.834|-1697.519|-1697.519|    61.19%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.834|   -0.834|-1696.650|-1696.650|    61.20%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.834|   -0.834|-1696.611|-1696.611|    61.20%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.834|   -0.834|-1696.604|-1696.604|    61.20%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.834|   -0.834|-1694.963|-1694.963|    61.20%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.834|   -0.834|-1694.686|-1694.686|    61.20%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.834|   -0.834|-1694.678|-1694.678|    61.20%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.834|   -0.834|-1694.671|-1694.671|    61.20%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.834|   -0.834|-1693.281|-1693.281|    61.21%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_6_/D                                       |
|  -0.834|   -0.834|-1692.257|-1692.257|    61.21%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.834|   -0.834|-1691.716|-1691.716|    61.22%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
|  -0.834|   -0.834|-1691.047|-1691.047|    61.22%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.834|   -0.834|-1690.390|-1690.390|    61.22%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.834|   -0.834|-1690.380|-1690.380|    61.22%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.834|   -0.834|-1690.314|-1690.314|    61.23%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_7_/D                                        |
|  -0.834|   -0.834|-1690.125|-1690.125|    61.23%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.834|   -0.834|-1689.555|-1689.555|    61.23%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.834|   -0.834|-1689.170|-1689.170|    61.24%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.834|   -0.834|-1688.932|-1688.932|    61.24%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.834|   -0.834|-1687.789|-1687.789|    61.24%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.834|   -0.834|-1687.411|-1687.411|    61.24%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1687.299|-1687.299|    61.25%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.834|   -0.834|-1687.102|-1687.102|    61.25%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.834|   -0.834|-1686.954|-1686.954|    61.25%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1686.881|-1686.881|    61.25%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1685.739|-1685.739|    61.25%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1685.453|-1685.453|    61.26%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1685.418|-1685.418|    61.26%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1684.169|-1684.169|    61.26%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1683.031|-1683.031|    61.27%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1682.988|-1682.988|    61.27%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1682.872|-1682.872|    61.27%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1682.862|-1682.862|    61.27%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.834|   -0.834|-1681.107|-1681.107|    61.27%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1680.728|-1680.728|    61.28%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1680.522|-1680.522|    61.28%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1680.356|-1680.356|    61.28%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.834|   -0.834|-1680.226|-1680.226|    61.28%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.834|   -0.834|-1680.204|-1680.204|    61.28%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.834|   -0.834|-1680.082|-1680.082|    61.28%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.834|   -0.834|-1679.683|-1679.683|    61.28%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.834|   -0.834|-1679.654|-1679.654|    61.28%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.834|   -0.834|-1678.572|-1678.572|    61.29%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.834|   -0.834|-1678.548|-1678.548|    61.29%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.834|   -0.834|-1678.538|-1678.538|    61.29%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.834|   -0.834|-1678.279|-1678.279|    61.29%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.834|   -0.834|-1678.191|-1678.191|    61.29%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.834|   -0.834|-1678.181|-1678.181|    61.29%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.834|   -0.834|-1678.174|-1678.174|    61.29%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.834|   -0.834|-1677.777|-1677.777|    61.29%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.834|   -0.834|-1677.757|-1677.757|    61.29%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.834|   -0.834|-1677.705|-1677.705|    61.29%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.834|   -0.834|-1677.582|-1677.582|    61.29%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.834|   -0.834|-1677.571|-1677.571|    61.29%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.834|   -0.834|-1676.648|-1676.648|    61.30%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.834|   -0.834|-1676.567|-1676.567|    61.30%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.834|   -0.834|-1676.556|-1676.556|    61.30%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.834|   -0.834|-1675.443|-1675.443|    61.30%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.834|   -0.834|-1675.439|-1675.439|    61.30%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.834|   -0.834|-1675.421|-1675.421|    61.30%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.834|   -0.834|-1674.688|-1674.688|    61.30%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.834|   -0.834|-1673.864|-1673.864|    61.30%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1673.613|-1673.613|    61.30%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.834|   -0.834|-1673.258|-1673.258|    61.30%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_4_/D                                        |
|  -0.834|   -0.834|-1673.096|-1673.096|    61.30%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1672.809|-1672.809|    61.30%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1672.723|-1672.723|    61.30%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1672.692|-1672.692|    61.30%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.834|   -0.834|-1671.935|-1671.935|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1671.610|-1671.610|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.834|   -0.834|-1671.318|-1671.318|    61.31%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1671.286|-1671.286|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1671.138|-1671.138|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.834|   -0.834|-1670.870|-1670.870|    61.31%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.834|   -0.834|-1670.240|-1670.240|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.834|   -0.834|-1669.534|-1669.534|    61.31%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1668.869|-1668.869|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.834|   -0.834|-1668.735|-1668.735|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.834|   -0.834|-1668.377|-1668.377|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.834|   -0.834|-1668.104|-1668.104|    61.31%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.834|   -0.834|-1667.413|-1667.413|    61.31%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1666.972|-1666.972|    61.31%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.834|   -0.834|-1666.364|-1666.364|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.834|   -0.834|-1666.180|-1666.180|    61.31%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.834|   -0.834|-1666.012|-1666.012|    61.32%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.834|   -0.834|-1665.828|-1665.828|    61.32%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.834|   -0.834|-1665.647|-1665.647|    61.32%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.834|   -0.834|-1665.605|-1665.605|    61.32%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.834|   -0.834|-1665.499|-1665.499|    61.32%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.834|   -0.834|-1665.141|-1665.141|    61.33%|   0:00:03.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.834|   -0.834|-1664.666|-1664.666|    61.33%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.834|   -0.834|-1664.524|-1664.524|    61.33%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.834|   -0.834|-1664.233|-1664.233|    61.33%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.834|   -0.834|-1663.892|-1663.892|    61.33%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.834|   -0.834|-1663.882|-1663.882|    61.33%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.834|   -0.834|-1663.872|-1663.872|    61.34%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.834|   -0.834|-1662.640|-1662.640|    61.34%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.834|   -0.834|-1662.591|-1662.591|    61.34%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.834|   -0.834|-1660.932|-1660.932|    61.34%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.834|   -0.834|-1660.875|-1660.875|    61.34%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_3_/D                                        |
|  -0.834|   -0.834|-1660.694|-1660.694|    61.34%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.834|   -0.834|-1659.649|-1659.649|    61.35%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.834|   -0.834|-1659.159|-1659.159|    61.35%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_1_/D                                        |
|  -0.834|   -0.834|-1658.162|-1658.162|    61.35%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.834|   -0.834|-1657.665|-1657.665|    61.35%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.834|   -0.834|-1657.557|-1657.557|    61.35%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.834|   -0.834|-1657.509|-1657.509|    61.35%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.834|   -0.834|-1656.558|-1656.558|    61.35%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.834|   -0.834|-1656.297|-1656.297|    61.36%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.834|   -0.834|-1655.987|-1655.987|    61.36%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.834|   -0.834|-1655.573|-1655.573|    61.36%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.834|   -0.834|-1655.563|-1655.563|    61.36%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.834|   -0.834|-1655.532|-1655.532|    61.36%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.834|   -0.834|-1655.530|-1655.530|    61.36%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.834|   -0.834|-1655.303|-1655.303|    61.36%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.834|   -0.834|-1655.299|-1655.299|    61.36%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.834|   -0.834|-1655.089|-1655.089|    61.37%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.834|   -0.834|-1649.970|-1649.970|    61.37%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1649.876|-1649.876|    61.37%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1649.562|-1649.562|    61.37%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1649.074|-1649.074|    61.37%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.834|   -0.834|-1649.052|-1649.052|    61.37%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.834|   -0.834|-1648.904|-1648.904|    61.37%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.834|   -0.834|-1648.813|-1648.813|    61.37%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.834|   -0.834|-1648.353|-1648.353|    61.37%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.834|   -0.834|-1648.281|-1648.281|    61.38%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.834|   -0.834|-1648.188|-1648.188|    61.38%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1647.207|-1647.207|    61.38%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1646.972|-1646.972|    61.38%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1646.822|-1646.822|    61.38%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1646.600|-1646.600|    61.38%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1646.596|-1646.596|    61.39%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1645.797|-1645.797|    61.39%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.834|   -0.834|-1645.660|-1645.660|    61.39%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1645.313|-1645.313|    61.39%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1645.154|-1645.154|    61.39%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1644.327|-1644.327|    61.39%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1644.246|-1644.246|    61.40%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1644.186|-1644.186|    61.40%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1644.134|-1644.134|    61.40%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1644.015|-1644.015|    61.40%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1643.959|-1643.959|    61.40%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1643.759|-1643.759|    61.40%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1643.730|-1643.730|    61.40%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1642.813|-1642.813|    61.41%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.834|   -0.834|-1642.683|-1642.683|    61.41%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.834|   -0.834|-1642.642|-1642.642|    61.41%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.834|   -0.834|-1642.473|-1642.473|    61.41%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.834|   -0.834|-1642.214|-1642.214|    61.41%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1642.137|-1642.137|    61.41%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.834|   -0.834|-1642.104|-1642.104|    61.41%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.834|   -0.834|-1642.101|-1642.101|    61.41%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.834|   -0.834|-1641.562|-1641.562|    61.41%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.834|   -0.834|-1641.376|-1641.376|    61.41%|   0:00:02.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1641.361|-1641.361|    61.41%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1641.328|-1641.328|    61.41%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1641.284|-1641.284|    61.41%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1641.259|-1641.259|    61.41%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1641.149|-1641.149|    61.42%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1641.118|-1641.118|    61.42%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.834|   -0.834|-1640.390|-1640.390|    61.42%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1639.872|-1639.872|    61.42%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1636.910|-1636.910|    61.42%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1636.706|-1636.706|    61.42%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1636.670|-1636.670|    61.42%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1630.186|-1630.186|    61.42%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1630.064|-1630.064|    61.42%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.834|   -0.834|-1629.920|-1629.920|    61.42%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.834|   -0.834|-1629.800|-1629.800|    61.42%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.834|   -0.834|-1629.459|-1629.459|    61.42%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1629.243|-1629.243|    61.42%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1629.025|-1629.025|    61.43%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1629.005|-1629.005|    61.43%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.834|   -0.834|-1628.220|-1628.220|    61.43%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.834|   -0.834|-1628.052|-1628.052|    61.43%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1619.105|-1619.105|    61.43%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1619.006|-1619.006|    61.43%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.834|   -0.834|-1618.531|-1618.531|    61.43%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1617.840|-1617.840|    61.43%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
|  -0.834|   -0.834|-1617.831|-1617.831|    61.43%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_2_/D                                       |
|  -0.834|   -0.834|-1617.820|-1617.820|    61.44%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.834|   -0.834|-1617.636|-1617.636|    61.44%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.834|   -0.834|-1617.337|-1617.337|    61.44%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.834|   -0.834|-1617.196|-1617.196|    61.44%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.834|   -0.834|-1617.050|-1617.050|    61.44%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.834|   -0.834|-1616.755|-1616.755|    61.44%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.834|   -0.834|-1616.469|-1616.469|    61.44%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.834|   -0.834|-1610.218|-1610.218|    61.44%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.834|   -0.834|-1609.714|-1609.714|    61.44%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.834|   -0.834|-1609.430|-1609.430|    61.44%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.834|   -0.834|-1608.719|-1608.719|    61.44%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.834|   -0.834|-1608.539|-1608.539|    61.45%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.834|   -0.834|-1608.502|-1608.502|    61.45%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.834|   -0.834|-1608.439|-1608.439|    61.45%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.834|   -0.834|-1608.371|-1608.371|    61.45%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.834|   -0.834|-1608.356|-1608.356|    61.45%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.834|   -0.834|-1602.551|-1602.551|    61.45%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.834|   -0.834|-1602.288|-1602.288|    61.45%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.834|   -0.834|-1602.054|-1602.054|    61.45%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.834|   -0.834|-1601.756|-1601.756|    61.45%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.834|   -0.834|-1601.690|-1601.690|    61.46%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -0.834|   -0.834|-1600.682|-1600.682|    61.46%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.834|   -0.834|-1600.620|-1600.620|    61.46%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.834|   -0.834|-1600.083|-1600.083|    61.46%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.834|   -0.834|-1599.990|-1599.990|    61.46%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.834|   -0.834|-1599.790|-1599.790|    61.46%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.834|   -0.834|-1599.747|-1599.747|    61.47%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.834|   -0.834|-1591.945|-1591.945|    61.47%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.834|   -0.834|-1591.791|-1591.791|    61.47%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.834|   -0.834|-1591.703|-1591.703|    61.47%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.834|   -0.834|-1591.653|-1591.653|    61.47%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.834|   -0.834|-1591.618|-1591.618|    61.47%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.834|   -0.834|-1588.177|-1588.177|    61.47%|   0:00:02.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.834|   -0.834|-1587.847|-1587.847|    61.47%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1580.573|-1580.573|    61.48%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1580.569|-1580.569|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.834|   -0.834|-1580.543|-1580.543|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.834|   -0.834|-1580.518|-1580.518|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1580.505|-1580.505|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1580.224|-1580.224|    61.48%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1580.159|-1580.159|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1580.080|-1580.080|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1580.011|-1580.011|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1569.247|-1569.247|    61.48%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1569.238|-1569.238|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1569.237|-1569.237|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1554.300|-1554.300|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1554.098|-1554.098|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1554.047|-1554.047|    61.48%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.834|   -0.834|-1553.878|-1553.878|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.834|   -0.834|-1553.828|-1553.828|    61.48%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.834|   -0.834|-1553.800|-1553.800|    61.48%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.834|   -0.834|-1547.401|-1547.401|    61.49%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -0.834|   -0.834|-1541.244|-1541.244|    61.49%|   0:00:00.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.834|   -0.834|-1534.231|-1534.231|    61.49%|   0:00:01.0| 2002.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.834|   -0.834|-1533.999|-1533.999|    61.49%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
|  -0.834|   -0.834|-1524.894|-1524.894|    61.50%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1522.337|-1522.337|    61.50%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1522.266|-1522.266|    61.50%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1521.931|-1521.931|    61.50%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1521.876|-1521.876|    61.50%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1521.301|-1521.301|    61.50%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.834|   -0.834|-1516.454|-1516.454|    61.51%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1515.496|-1515.496|    61.51%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.972|-1514.972|    61.51%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.791|-1514.791|    61.51%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.765|-1514.765|    61.51%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.758|-1514.758|    61.52%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.667|-1514.667|    61.52%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.641|-1514.641|    61.52%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.634|-1514.634|    61.52%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.621|-1514.621|    61.53%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.569|-1514.569|    61.53%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.834|   -0.834|-1514.567|-1514.567|    61.53%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.834|   -0.834|-1514.565|-1514.565|    61.53%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.834|   -0.834|-1514.562|-1514.562|    61.53%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.834|   -0.834|-1514.559|-1514.559|    61.53%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.557|-1514.557|    61.53%|   0:00:00.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.464|-1514.464|    61.53%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.834|   -0.834|-1514.473|-1514.473|    61.53%|   0:00:01.0| 2021.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:07 real=0:08:07 mem=2021.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:08 real=0:08:07 mem=2021.1M) ***
** GigaOpt Optimizer WNS Slack -0.834 TNS Slack -1514.473 Density 61.53
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.834  TNS Slack -1514.473 Density 61.53
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.53%|        -|  -0.834|-1514.473|   0:00:00.0| 2021.1M|
|    61.49%|       88|  -0.834|-1514.081|   0:00:03.0| 2021.1M|
|    61.14%|     1710|  -0.834|-1523.212|   0:00:15.0| 2021.1M|
|    61.14%|        6|  -0.834|-1523.219|   0:00:00.0| 2021.1M|
|    61.14%|        0|  -0.834|-1523.219|   0:00:00.0| 2021.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.834  TNS Slack -1523.219 Density 61.14
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1650 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:19.2) (real = 0:00:19.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:19, real=0:00:19, mem=2002.02M, totSessionCpu=1:19:24).
*** Starting refinePlace (1:19:24 mem=2018.0M) ***
Total net bbox length = 1.205e+06 (5.277e+05 6.772e+05) (ext = 3.332e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2018.0MB
Move report: Detail placement moves 10588 insts, mean move: 0.74 um, max move: 7.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_17742_0): (403.60, 325.00) --> (408.80, 323.20)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2030.2MB
Summary Report:
Instances move: 10588 (out of 57414 movable)
Mean displacement: 0.74 um
Max displacement: 7.00 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_17742_0) (403.6, 325) -> (408.8, 323.2)
	Length: 12 sites, height: 1 rows, site name: core, cell type: AN2D4
Total net bbox length = 1.210e+06 (5.313e+05 6.786e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2030.2MB
*** Finished refinePlace (1:19:27 mem=2030.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2030.2M)


Density : 0.6114
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=2030.2M) ***
** GigaOpt Optimizer WNS Slack -0.834 TNS Slack -1524.701 Density 61.14
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1650 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:08:32 real=0:08:31 mem=2030.2M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.834  TNS Slack -1524.701 Density 61.14
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.14%|        -|  -0.834|-1524.701|   0:00:00.0| 2013.6M|
|    61.14%|        1|  -0.834|-1524.701|   0:00:01.0| 2013.6M|
|    61.01%|      499|  -0.834|-1524.732|   0:00:04.0| 2013.6M|
|    60.99%|       56|  -0.834|-1524.749|   0:00:01.0| 2013.6M|
|    60.99%|        3|  -0.834|-1524.749|   0:00:00.0| 2013.6M|
|    60.99%|        0|  -0.834|-1524.749|   0:00:01.0| 2013.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.834  TNS Slack -1524.749 Density 60.99
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1650 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
*** Starting refinePlace (1:19:37 mem=2013.6M) ***
Total net bbox length = 1.210e+06 (5.315e+05 6.786e+05) (ext = 3.332e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2013.6MB
Summary Report:
Instances move: 0 (out of 57413 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.210e+06 (5.315e+05 6.786e+05) (ext = 3.332e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2013.6MB
*** Finished refinePlace (1:19:38 mem=2013.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2013.6M)


Density : 0.6099
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=2013.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1862.65M, totSessionCpu=1:19:38).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=39592 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=61512  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 61512 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1650 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.17% H + 0.38% V. EstWL: 1.663704e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 59862 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 1.264261e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 210768
[NR-eagl] Layer2(M2)(V) length: 4.224761e+05um, number of vias: 295569
[NR-eagl] Layer3(M3)(H) length: 4.722142e+05um, number of vias: 32480
[NR-eagl] Layer4(M4)(V) length: 1.874601e+05um, number of vias: 22764
[NR-eagl] Layer5(M5)(H) length: 1.187024e+05um, number of vias: 18816
[NR-eagl] Layer6(M6)(V) length: 9.815685e+04um, number of vias: 13288
[NR-eagl] Layer7(M7)(H) length: 7.082780e+04um, number of vias: 15664
[NR-eagl] Layer8(M8)(V) length: 1.015591e+05um, number of vias: 0
[NR-eagl] Total length: 1.471397e+06um, number of vias: 609349
[NR-eagl] End Peak syMemory usage = 1866.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.22 seconds
Extraction called for design 'fullchip' of instances=57413 and nets=61689 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1839.254M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1949.76 CPU=0:00:07.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1949.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     1   |     0   |      0  |     0   |     0   |     0   |     0   | -1.04 |          0|          0|          0|  60.99  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.04 |          1|          0|          0|  60.99  |   0:00:00.0|    2007.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.04 |          0|          0|          0|  60.99  |   0:00:00.0|    2007.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 800 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=2007.0M) ***

*** Starting refinePlace (1:20:04 mem=2039.0M) ***
Total net bbox length = 1.210e+06 (5.315e+05 6.786e+05) (ext = 3.318e+04)
Move report: Detail placement moves 1 insts, mean move: 0.60 um, max move: 0.60 um
	Max move on inst (FE_OFC6824_out_43_): (250.60, 260.20) --> (250.00, 260.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2039.0MB
Summary Report:
Instances move: 1 (out of 57414 movable)
Mean displacement: 0.60 um
Max displacement: 0.60 um (Instance: FE_OFC6824_out_43_) (250.6, 260.2) -> (250, 260.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 1.210e+06 (5.315e+05 6.786e+05) (ext = 3.318e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2039.0MB
*** Finished refinePlace (1:20:05 mem=2039.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2039.0M)


Density : 0.6099
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2039.0M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.834 -> -1.037 (bump = 0.203)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.038 TNS Slack -1785.477 Density 60.99
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.038|   -1.038|-1784.841|-1785.477|    60.99%|   0:00:00.0| 2022.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.000|   -1.000|-1781.951|-1782.587|    60.99%|   0:00:00.0| 2022.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.997|   -0.997|-1780.980|-1781.616|    60.99%|   0:00:00.0| 2022.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.988|   -0.988|-1779.660|-1780.296|    61.00%|   0:00:01.0| 2022.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.980|   -0.980|-1776.396|-1777.032|    61.00%|   0:00:00.0| 2022.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.975|   -0.975|-1771.599|-1772.235|    61.00%|   0:00:01.0| 2022.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.971|   -0.971|-1770.105|-1770.741|    61.00%|   0:00:02.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.972|   -0.972|-1769.293|-1769.929|    61.00%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.972|   -0.972|-1768.468|-1769.104|    61.00%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.964|   -0.964|-1765.929|-1766.565|    61.00%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.961|   -0.961|-1762.179|-1762.815|    61.01%|   0:00:03.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.961|   -0.961|-1748.290|-1748.927|    61.01%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.959|   -0.959|-1747.143|-1747.780|    61.01%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.959|   -0.959|-1747.134|-1747.770|    61.01%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.953|   -0.953|-1745.028|-1745.664|    61.02%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.952|   -0.952|-1735.691|-1736.328|    61.02%|   0:00:04.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.951|   -0.951|-1735.411|-1736.047|    61.02%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.950|   -0.950|-1735.175|-1735.812|    61.03%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.948|   -0.948|-1733.035|-1733.671|    61.03%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.948|   -0.948|-1732.659|-1733.295|    61.03%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.948|   -0.948|-1732.629|-1733.265|    61.03%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.948|   -0.948|-1731.854|-1732.491|    61.04%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.948|   -0.948|-1731.892|-1732.528|    61.04%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.4 real=0:00:18.0 mem=2011.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.035|   -0.948|  -0.636|-1732.528|    61.04%|   0:00:00.0| 2011.4M|   WC_VIEW|  default| core_instance/kmem_instance/memory12_reg_94_/E     |
|   0.000|   -0.948|   0.000|-1731.892|    61.04%|   0:00:02.0| 2030.5M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=2030.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.2 real=0:00:20.0 mem=2030.5M) ***
** GigaOpt Optimizer WNS Slack -0.948 TNS Slack -1731.892 Density 61.04
*** Starting refinePlace (1:20:31 mem=2030.5M) ***
Total net bbox length = 1.211e+06 (5.319e+05 6.790e+05) (ext = 3.318e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2030.5MB
Summary Report:
Instances move: 0 (out of 57469 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.211e+06 (5.319e+05 6.790e+05) (ext = 3.318e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2030.5MB
*** Finished refinePlace (1:20:32 mem=2030.5M) ***
Finished re-routing un-routed nets (0:00:00.0 2030.5M)


Density : 0.6104
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=2030.5M) ***
** GigaOpt Optimizer WNS Slack -0.948 TNS Slack -1732.717 Density 61.04
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 820 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:23.0 real=0:00:23.0 mem=2030.5M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.834 -> -0.948 (bump = 0.114)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.948 TNS Slack -1732.717 Density 61.04
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.948|   -0.948|-1732.717|-1732.717|    61.04%|   0:00:00.0| 2030.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.941|   -0.941|-1731.384|-1731.384|    61.05%|   0:00:02.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.941|   -0.941|-1726.318|-1726.318|    61.05%|   0:00:12.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.941|   -0.941|-1726.267|-1726.267|    61.06%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.941|   -0.941|-1726.039|-1726.039|    61.06%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.941|   -0.941|-1725.117|-1725.117|    61.06%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.941|   -0.941|-1724.813|-1724.813|    61.06%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.941|   -0.941|-1724.703|-1724.703|    61.06%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1724.244|-1724.244|    61.07%|   0:00:06.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1721.244|-1721.244|    61.07%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1721.240|-1721.240|    61.07%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1720.753|-1720.753|    61.08%|   0:00:04.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1720.602|-1720.602|    61.09%|   0:00:03.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1720.584|-1720.584|    61.10%|   0:00:01.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1720.574|-1720.574|    61.10%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.939|   -0.939|-1720.574|-1720.574|    61.10%|   0:00:00.0| 2011.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.9 real=0:00:30.0 mem=2011.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.9 real=0:00:31.0 mem=2011.4M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1720.574 Density 61.10
*** Starting refinePlace (1:21:09 mem=2011.4M) ***
Total net bbox length = 1.212e+06 (5.322e+05 6.793e+05) (ext = 3.318e+04)
Move report: Detail placement moves 1487 insts, mean move: 0.66 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_19747_0): (624.80, 476.20) --> (628.60, 478.00)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2020.6MB
Summary Report:
Instances move: 1487 (out of 57547 movable)
Mean displacement: 0.66 um
Max displacement: 5.60 um (Instance: core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_19747_0) (624.8, 476.2) -> (628.6, 478)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 1.212e+06 (5.326e+05 6.795e+05) (ext = 3.318e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2020.6MB
*** Finished refinePlace (1:21:11 mem=2020.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2020.6M)


Density : 0.6110
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=2020.6M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1720.574 Density 61.10
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.939|   -0.939|-1720.574|-1720.574|    61.10%|   0:00:00.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.936|   -0.936|-1719.742|-1719.742|    61.10%|   0:00:07.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.936|   -0.936|-1717.351|-1717.351|    61.10%|   0:00:01.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.936|   -0.936|-1716.778|-1716.778|    61.12%|   0:00:08.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.936|   -0.936|-1716.572|-1716.572|    61.13%|   0:00:02.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.936|   -0.936|-1717.248|-1717.248|    61.14%|   0:00:02.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.1 real=0:00:20.0 mem=2020.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.2 real=0:00:20.0 mem=2020.6M) ***
** GigaOpt Optimizer WNS Slack -0.936 TNS Slack -1717.248 Density 61.14
*** Starting refinePlace (1:21:33 mem=2020.6M) ***
Total net bbox length = 1.212e+06 (5.329e+05 6.796e+05) (ext = 3.318e+04)
Move report: Detail placement moves 1117 insts, mean move: 0.80 um, max move: 7.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_19973_0): (329.00, 640.00) --> (334.80, 638.20)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2025.9MB
Summary Report:
Instances move: 1117 (out of 57606 movable)
Mean displacement: 0.80 um
Max displacement: 7.60 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_19973_0) (329, 640) -> (334.8, 638.2)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 1.213e+06 (5.333e+05 6.798e+05) (ext = 3.318e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2025.9MB
*** Finished refinePlace (1:21:35 mem=2025.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2025.9M)


Density : 0.6114
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2025.9M) ***
** GigaOpt Optimizer WNS Slack -0.936 TNS Slack -1717.248 Density 61.14
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 810 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:59.5 real=0:00:59.0 mem=2025.9M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -1524.649 -> -1717.148
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.936 TNS Slack -1717.248 Density 61.14
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.936|   -0.936|-1717.248|-1717.248|    61.14%|   0:00:00.0| 2025.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.935|   -0.935|-1712.927|-1712.927|    61.14%|   0:00:07.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.935|   -0.935|-1712.234|-1712.234|    61.14%|   0:00:01.0| 2020.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.933|   -0.933|-1711.358|-1711.358|    61.15%|   0:00:01.0| 2014.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.933|   -0.933|-1709.005|-1709.005|    61.16%|   0:00:01.0| 2014.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.933|   -0.933|-1706.399|-1706.399|    61.16%|   0:00:03.0| 2014.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.933|   -0.933|-1706.311|-1706.311|    61.16%|   0:00:00.0| 2014.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.933|   -0.933|-1705.495|-1705.495|    61.17%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.933|   -0.933|-1704.739|-1704.739|    61.17%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.933|   -0.933|-1702.553|-1702.553|    61.17%|   0:00:04.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.933|   -0.933|-1701.112|-1701.112|    61.17%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.933|   -0.933|-1701.035|-1701.035|    61.17%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
|  -0.933|   -0.933|-1698.179|-1698.179|    61.18%|   0:00:03.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.933|   -0.933|-1698.041|-1698.041|    61.18%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.933|   -0.933|-1698.019|-1698.019|    61.18%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.933|   -0.933|-1696.556|-1696.556|    61.18%|   0:00:02.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.933|   -0.933|-1695.054|-1695.054|    61.19%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.933|   -0.933|-1695.021|-1695.021|    61.19%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.933|   -0.933|-1694.655|-1694.655|    61.19%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.933|   -0.933|-1694.340|-1694.340|    61.19%|   0:00:02.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.933|   -0.933|-1694.291|-1694.291|    61.19%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
|  -0.933|   -0.933|-1692.196|-1692.196|    61.20%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.933|   -0.933|-1688.414|-1688.414|    61.20%|   0:00:02.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.933|   -0.933|-1687.965|-1687.965|    61.20%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_12_/D                                       |
|  -0.933|   -0.933|-1686.696|-1686.696|    61.21%|   0:00:02.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.933|   -0.933|-1686.449|-1686.449|    61.21%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.933|   -0.933|-1686.413|-1686.413|    61.21%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.933|   -0.933|-1686.229|-1686.229|    61.21%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.933|   -0.933|-1686.169|-1686.169|    61.21%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.933|   -0.933|-1686.123|-1686.123|    61.22%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.933|   -0.933|-1685.895|-1685.895|    61.22%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.933|   -0.933|-1685.875|-1685.875|    61.22%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.933|   -0.933|-1685.737|-1685.737|    61.22%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.933|   -0.933|-1685.422|-1685.422|    61.22%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.933|   -0.933|-1685.353|-1685.353|    61.22%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.933|   -0.933|-1685.350|-1685.350|    61.22%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.933|   -0.933|-1685.346|-1685.346|    61.22%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.933|   -0.933|-1684.931|-1684.931|    61.22%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.933|   -0.933|-1684.888|-1684.888|    61.22%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.933|   -0.933|-1683.740|-1683.740|    61.23%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.933|   -0.933|-1683.661|-1683.661|    61.23%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.933|   -0.933|-1683.621|-1683.621|    61.23%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.933|   -0.933|-1683.460|-1683.460|    61.23%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.933|   -0.933|-1683.358|-1683.358|    61.23%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.933|   -0.933|-1683.267|-1683.267|    61.23%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.933|   -0.933|-1682.955|-1682.955|    61.23%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.933|   -0.933|-1682.797|-1682.797|    61.23%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.933|   -0.933|-1682.257|-1682.257|    61.23%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.933|   -0.933|-1682.254|-1682.254|    61.23%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_8_/D                                        |
|  -0.933|   -0.933|-1681.188|-1681.188|    61.23%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.933|   -0.933|-1681.131|-1681.131|    61.23%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.933|   -0.933|-1680.618|-1680.618|    61.24%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.933|   -0.933|-1680.391|-1680.391|    61.24%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.933|   -0.933|-1679.353|-1679.353|    61.24%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.933|   -0.933|-1679.350|-1679.350|    61.24%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.933|   -0.933|-1679.205|-1679.205|    61.24%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.933|   -0.933|-1679.170|-1679.170|    61.24%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_8_/D                                        |
|  -0.933|   -0.933|-1678.391|-1678.391|    61.25%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.933|   -0.933|-1678.319|-1678.319|    61.25%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.933|   -0.933|-1678.088|-1678.088|    61.25%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.933|   -0.933|-1677.980|-1677.980|    61.25%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.933|   -0.933|-1677.950|-1677.950|    61.25%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.933|   -0.933|-1677.442|-1677.442|    61.26%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.933|   -0.933|-1677.369|-1677.369|    61.26%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.933|   -0.933|-1676.947|-1676.947|    61.26%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.933|   -0.933|-1676.764|-1676.764|    61.26%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.933|   -0.933|-1676.700|-1676.700|    61.26%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.933|   -0.933|-1676.632|-1676.632|    61.26%|   0:00:02.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.933|   -0.933|-1676.140|-1676.140|    61.26%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.933|   -0.933|-1676.084|-1676.084|    61.26%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.933|   -0.933|-1676.061|-1676.061|    61.26%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.933|   -0.933|-1675.862|-1675.862|    61.26%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.933|   -0.933|-1675.788|-1675.788|    61.26%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.933|   -0.933|-1675.381|-1675.381|    61.27%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_4_/D                                       |
|  -0.933|   -0.933|-1675.319|-1675.319|    61.26%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.933|   -0.933|-1675.108|-1675.108|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.933|   -0.933|-1674.942|-1674.942|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.933|   -0.933|-1674.873|-1674.873|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.933|   -0.933|-1674.796|-1674.796|    61.27%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.933|   -0.933|-1674.773|-1674.773|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.933|   -0.933|-1674.592|-1674.592|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.933|   -0.933|-1674.431|-1674.431|    61.27%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.933|   -0.933|-1674.044|-1674.044|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.933|   -0.933|-1673.739|-1673.739|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.933|   -0.933|-1673.186|-1673.186|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.933|   -0.933|-1672.637|-1672.637|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.933|   -0.933|-1672.262|-1672.262|    61.27%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.933|   -0.933|-1671.534|-1671.534|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.933|   -0.933|-1671.438|-1671.438|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.933|   -0.933|-1670.974|-1670.974|    61.27%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.933|   -0.933|-1670.924|-1670.924|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.933|   -0.933|-1670.861|-1670.861|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.933|   -0.933|-1670.852|-1670.852|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.933|   -0.933|-1669.894|-1669.894|    61.27%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.933|   -0.933|-1669.521|-1669.521|    61.28%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.933|   -0.933|-1669.382|-1669.382|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.933|   -0.933|-1669.259|-1669.259|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.933|   -0.933|-1669.252|-1669.252|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.933|   -0.933|-1669.153|-1669.153|    61.28%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -0.933|   -0.933|-1668.427|-1668.427|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.933|   -0.933|-1668.409|-1668.409|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.933|   -0.933|-1668.201|-1668.201|    61.28%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.933|   -0.933|-1668.050|-1668.050|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.933|   -0.933|-1668.012|-1668.012|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.933|   -0.933|-1667.801|-1667.801|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.933|   -0.933|-1667.705|-1667.705|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.933|   -0.933|-1667.580|-1667.580|    61.28%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.933|   -0.933|-1667.533|-1667.533|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.933|   -0.933|-1667.512|-1667.512|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.933|   -0.933|-1667.327|-1667.327|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.933|   -0.933|-1667.293|-1667.293|    61.28%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.933|   -0.933|-1666.867|-1666.867|    61.28%|   0:00:00.0| 2031.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.933|   -0.933|-1666.619|-1666.619|    61.28%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.933|   -0.933|-1666.616|-1666.616|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -0.933|   -0.933|-1666.604|-1666.604|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.932|   -0.932|-1666.604|-1666.604|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:05 real=0:01:05 mem=2012.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:05 mem=2012.9M) ***
** GigaOpt Optimizer WNS Slack -0.932 TNS Slack -1666.604 Density 61.28
*** Starting refinePlace (1:22:47 mem=2012.9M) ***
Total net bbox length = 1.214e+06 (5.340e+05 6.804e+05) (ext = 3.318e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2012.9MB
Summary Report:
Instances move: 0 (out of 57700 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.214e+06 (5.340e+05 6.804e+05) (ext = 3.318e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2012.9MB
*** Finished refinePlace (1:22:48 mem=2012.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2012.9M)


Density : 0.6128
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2012.9M) ***
** GigaOpt Optimizer WNS Slack -0.932 TNS Slack -1666.658 Density 61.28
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 828 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:08 real=0:01:07 mem=2012.9M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.834 -> -0.932 (bump = 0.098)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.932 TNS Slack -1666.658 Density 61.28
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.932|   -0.932|-1666.658|-1666.658|    61.28%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.925|   -0.925|-1665.548|-1665.548|    61.28%|   0:00:03.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.925|   -0.925|-1665.182|-1665.182|    61.28%|   0:00:05.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
|  -0.922|   -0.922|-1664.702|-1664.702|    61.29%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.922|   -0.922|-1664.426|-1664.426|    61.29%|   0:00:02.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.919|   -0.919|-1663.703|-1663.703|    61.30%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.919|   -0.919|-1663.083|-1663.083|    61.30%|   0:00:05.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.919|   -0.919|-1665.909|-1665.909|    61.30%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.0 real=0:00:16.0 mem=2012.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.1 real=0:00:16.0 mem=2012.9M) ***
** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -1665.909 Density 61.30
*** Starting refinePlace (1:23:10 mem=2012.9M) ***
Total net bbox length = 1.215e+06 (5.341e+05 6.806e+05) (ext = 3.318e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2012.9MB
Summary Report:
Instances move: 0 (out of 57729 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.215e+06 (5.341e+05 6.806e+05) (ext = 3.318e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2012.9MB
*** Finished refinePlace (1:23:11 mem=2012.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2012.9M)


Density : 0.6130
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=2012.9M) ***
** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -1665.909 Density 61.30
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 836 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:19.0 real=0:00:19.0 mem=2012.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 1.393%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1978.5M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -1665.909 Density 61.30
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.919|   -0.919|-1665.909|-1665.909|    61.30%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.919|   -0.919|-1665.909|-1665.909|    61.30%|   0:00:03.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.919|   -0.919|-1665.909|-1665.909|    61.30%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.919|   -0.919|-1665.909|-1665.909|    61.30%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.919|   -0.919|-1665.909|-1665.909|    61.30%|   0:00:01.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.919|   -0.919|-1665.909|-1665.909|    61.30%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.919|   -0.919|-1665.909|-1665.909|    61.30%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.919|   -0.919|-1665.909|-1665.909|    61.30%|   0:00:00.0| 2012.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:05.0 mem=2012.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:05.0 mem=2012.9M) ***
** GigaOpt Optimizer WNS Slack -0.919 TNS Slack -1665.909 Density 61.30
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 836 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.8 real=0:00:06.0 mem=2012.9M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 1:20:00, real = 1:19:51, mem = 1861.9M, totSessionCpu=1:23:23 **
** Profile ** Start :  cpu=0:00:00.0, mem=1861.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1861.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1869.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1869.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.919  | -0.919  | -0.000  |
|           TNS (ns):| -1665.9 | -1665.9 | -0.000  |
|    Violating Paths:|  2426   |  2425   |    1    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.302%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1869.9M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1559.62MB/1559.62MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total)=1559.62MB/1559.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1559.62MB/1559.62MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 12:50:42 (2025-Mar-03 20:50:42 GMT)
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT): 10%
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT): 20%
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT): 30%
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT): 40%
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT): 50%
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT): 60%
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT): 70%
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT): 80%
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT): 90%

Finished Levelizing
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT)

Starting Activity Propagation
2025-Mar-03 12:50:43 (2025-Mar-03 20:50:43 GMT)
2025-Mar-03 12:50:44 (2025-Mar-03 20:50:44 GMT): 10%
2025-Mar-03 12:50:44 (2025-Mar-03 20:50:44 GMT): 20%

Finished Activity Propagation
2025-Mar-03 12:50:46 (2025-Mar-03 20:50:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total)=1562.51MB/1562.51MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 12:50:46 (2025-Mar-03 20:50:46 GMT)
 ... Calculating switching power
2025-Mar-03 12:50:46 (2025-Mar-03 20:50:46 GMT): 10%
2025-Mar-03 12:50:46 (2025-Mar-03 20:50:46 GMT): 20%
2025-Mar-03 12:50:46 (2025-Mar-03 20:50:46 GMT): 30%
2025-Mar-03 12:50:46 (2025-Mar-03 20:50:46 GMT): 40%
2025-Mar-03 12:50:47 (2025-Mar-03 20:50:47 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 12:50:48 (2025-Mar-03 20:50:48 GMT): 60%
2025-Mar-03 12:50:49 (2025-Mar-03 20:50:49 GMT): 70%
2025-Mar-03 12:50:51 (2025-Mar-03 20:50:51 GMT): 80%
2025-Mar-03 12:50:52 (2025-Mar-03 20:50:52 GMT): 90%

Finished Calculating power
2025-Mar-03 12:50:52 (2025-Mar-03 20:50:52 GMT)
Ended Power Computation: (cpu=0:00:07, real=0:00:06, mem(process/total)=1562.61MB/1562.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1562.61MB/1562.61MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total)=1562.61MB/1562.61MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 12:50:52 (2025-Mar-03 20:50:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      174.68546002 	   69.2853%
Total Switching Power:      74.59633843 	   29.5871%
Total Leakage Power:         2.84294992 	    1.1276%
Total Power:               252.12474871
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.8       6.666      0.7659       109.2       43.32
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   7.235e-06
Combinational                       72.9       67.93       2.077       142.9       56.68
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              174.7        74.6       2.843       252.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      174.7        74.6       2.843       252.1         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OCPC6966_array_out_27_ (BUFFD16): 	    0.1599
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U604 (FA1D4): 	 0.0002646
* 		Total Cap: 	4.80471e-10 F
* 		Total instances in design: 57729
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1562.61MB/1562.61MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.919  TNS Slack -1665.909 Density 61.30
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    61.30%|        -|  -0.919|-1665.909|   0:00:00.0| 2018.7M|
|    61.30%|        0|  -0.919|-1665.909|   0:00:04.0| 2018.7M|
|    61.30%|       77|  -0.919|-1665.878|   0:00:25.0| 2018.7M|
|    61.22%|      255|  -0.919|-1665.764|   0:00:43.0| 2013.2M|
|    61.22%|        9|  -0.919|-1665.764|   0:00:02.0| 2013.2M|
|    61.16%|     3810|  -0.919|-1665.135|   0:00:24.0| 2044.4M|
|    61.16%|       64|  -0.919|-1665.429|   0:00:02.0| 2044.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.919  TNS Slack -1665.429 Density 61.16
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 836 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:43) (real = 0:01:42) **
Executing incremental physical updates
*** Starting refinePlace (1:25:21 mem=2010.0M) ***
Total net bbox length = 1.213e+06 (5.335e+05 6.794e+05) (ext = 3.333e+04)
Move report: Detail placement moves 1683 insts, mean move: 0.50 um, max move: 6.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_): (228.60, 568.00) --> (226.20, 564.40)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 2010.0MB
Summary Report:
Instances move: 1683 (out of 57402 movable)
Mean displacement: 0.50 um
Max displacement: 6.00 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_) (228.6, 568) -> (226.2, 564.4)
	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
Total net bbox length = 1.213e+06 (5.338e+05 6.795e+05) (ext = 3.333e+04)
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 2010.0MB
*** Finished refinePlace (1:25:23 mem=2010.0M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.919|   -0.919|-1665.429|-1665.429|    61.16%|   0:00:00.0| 2044.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=2044.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2044.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 836 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1658.96MB/1658.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1658.96MB/1658.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1658.96MB/1658.96MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT)
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT): 10%
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT): 20%
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT): 30%
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT): 40%
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT): 50%
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT): 60%
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT): 70%
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT): 80%
2025-Mar-03 12:52:49 (2025-Mar-03 20:52:49 GMT): 90%

Finished Levelizing
2025-Mar-03 12:52:50 (2025-Mar-03 20:52:50 GMT)

Starting Activity Propagation
2025-Mar-03 12:52:50 (2025-Mar-03 20:52:50 GMT)
2025-Mar-03 12:52:50 (2025-Mar-03 20:52:50 GMT): 10%
2025-Mar-03 12:52:51 (2025-Mar-03 20:52:51 GMT): 20%

Finished Activity Propagation
2025-Mar-03 12:52:52 (2025-Mar-03 20:52:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1658.96MB/1658.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 12:52:52 (2025-Mar-03 20:52:52 GMT)
 ... Calculating switching power
2025-Mar-03 12:52:52 (2025-Mar-03 20:52:52 GMT): 10%
2025-Mar-03 12:52:52 (2025-Mar-03 20:52:52 GMT): 20%
2025-Mar-03 12:52:52 (2025-Mar-03 20:52:52 GMT): 30%
2025-Mar-03 12:52:52 (2025-Mar-03 20:52:52 GMT): 40%
2025-Mar-03 12:52:52 (2025-Mar-03 20:52:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 12:52:53 (2025-Mar-03 20:52:53 GMT): 60%
2025-Mar-03 12:52:55 (2025-Mar-03 20:52:55 GMT): 70%
2025-Mar-03 12:52:56 (2025-Mar-03 20:52:56 GMT): 80%
2025-Mar-03 12:52:57 (2025-Mar-03 20:52:57 GMT): 90%

Finished Calculating power
2025-Mar-03 12:52:58 (2025-Mar-03 20:52:58 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1658.96MB/1658.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1658.96MB/1658.96MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=1658.96MB/1658.96MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 12:52:58 (2025-Mar-03 20:52:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      174.38176878 	   69.3716%
Total Switching Power:      74.17954777 	   29.5097%
Total Leakage Power:         2.81196557 	    1.1186%
Total Power:               251.37328245
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.8       6.627      0.7659       109.2       43.44
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   7.256e-06
Combinational                      72.58       67.55       2.046       142.2       56.56
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              174.4       74.18       2.812       251.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      174.4       74.18       2.812       251.4         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OCPC6966_array_out_27_ (BUFFD16): 	    0.1599
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U604 (FA1D4): 	 0.0002646
* 		Total Cap: 	4.77352e-10 F
* 		Total instances in design: 57402
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1658.96MB/1658.96MB)

*** Finished Leakage Power Optimization (cpu=0:02:04, real=0:02:04, mem=1862.18M, totSessionCpu=1:25:43).
Extraction called for design 'fullchip' of instances=57402 and nets=61670 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1839.270M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1945.5 CPU=0:00:06.7 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 1945.5M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1611.18MB/1611.18MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1611.18MB/1611.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1611.18MB/1611.18MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-03 12:53:12 (2025-Mar-03 20:53:12 GMT)
2025-Mar-03 12:53:13 (2025-Mar-03 20:53:13 GMT): 10%
2025-Mar-03 12:53:13 (2025-Mar-03 20:53:13 GMT): 20%

Finished Activity Propagation
2025-Mar-03 12:53:14 (2025-Mar-03 20:53:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1613.16MB/1613.16MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 12:53:14 (2025-Mar-03 20:53:14 GMT)
 ... Calculating switching power
2025-Mar-03 12:53:14 (2025-Mar-03 20:53:14 GMT): 10%
2025-Mar-03 12:53:15 (2025-Mar-03 20:53:15 GMT): 20%
2025-Mar-03 12:53:15 (2025-Mar-03 20:53:15 GMT): 30%
2025-Mar-03 12:53:15 (2025-Mar-03 20:53:15 GMT): 40%
2025-Mar-03 12:53:15 (2025-Mar-03 20:53:15 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 12:53:16 (2025-Mar-03 20:53:16 GMT): 60%
2025-Mar-03 12:53:18 (2025-Mar-03 20:53:18 GMT): 70%
2025-Mar-03 12:53:19 (2025-Mar-03 20:53:19 GMT): 80%
2025-Mar-03 12:53:20 (2025-Mar-03 20:53:20 GMT): 90%

Finished Calculating power
2025-Mar-03 12:53:21 (2025-Mar-03 20:53:21 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1613.16MB/1613.16MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1613.16MB/1613.16MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=1613.16MB/1613.16MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 12:53:21 (2025-Mar-03 20:53:21 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      174.38178030 	   69.3716%
Total Switching Power:      74.17954777 	   29.5097%
Total Leakage Power:         2.81196557 	    1.1186%
Total Power:               251.37329394
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.8       6.627      0.7659       109.2       43.44
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   7.256e-06
Combinational                      72.58       67.55       2.046       142.2       56.56
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              174.4       74.18       2.812       251.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      174.4       74.18       2.812       251.4         100
Total leakage power = 2.81197 mW
Cell usage statistics:  
Library tcbn65gpluswc , 57402 cells ( 100.000000%) , 2.81197 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1613.26MB/1613.26MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:22:43, real = 1:22:34, mem = 1860.4M, totSessionCpu=1:26:06 **
** Profile ** Start :  cpu=0:00:00.0, mem=1860.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1860.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1862.4M
** Profile ** Total reports :  cpu=0:00:01.4, mem=1862.4M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1862.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.921  | -0.921  |  0.000  |
|           TNS (ns):| -1665.4 | -1665.4 |  0.000  |
|    Violating Paths:|  2425   |  2425   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.161%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1862.4M
**optDesign ... cpu = 1:22:46, real = 1:22:37, mem = 1860.4M, totSessionCpu=1:26:09 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.13105' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 1:24:44, real = 1:24:34, mem = 1793.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 6694 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 4377 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 7443 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 10267 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 31171 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 59952 filler insts added - prefix FILLER (CPU: 0:00:01.2).
For 59952 new insts, 59952 new pwr-pin connections were made to global net 'VDD'.
59952 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 117354 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.13105 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:03.0 mem=1793.9M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 11824 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1797.1M, init mem=1797.1M)
*info: Placed = 117354        
*info: Unplaced = 0           
Placement Density:98.92%(451123/456030)
Finished checkPlace (cpu: total=0:00:00.6, vio checks=0:00:00.3; mem=1797.1M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 483442.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       11824
    Delay constrained sinks:     11824
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=39592 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=61493  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 61493 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 836 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.13% V. EstWL: 1.369080e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 60657 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.03% V. EstWL: 1.296131e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 210815
[NR-eagl] Layer2(M2)(V) length: 4.305689e+05um, number of vias: 297367
[NR-eagl] Layer3(M3)(H) length: 4.790375e+05um, number of vias: 30536
[NR-eagl] Layer4(M4)(V) length: 1.899443e+05um, number of vias: 20453
[NR-eagl] Layer5(M5)(H) length: 1.231758e+05um, number of vias: 16367
[NR-eagl] Layer6(M6)(V) length: 1.066393e+05um, number of vias: 10363
[NR-eagl] Layer7(M7)(H) length: 6.082380e+04um, number of vias: 12662
[NR-eagl] Layer8(M8)(V) length: 8.294561e+04um, number of vias: 0
[NR-eagl] Total length: 1.473135e+06um, number of vias: 598563
[NR-eagl] End Peak syMemory usage = 1840.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.89 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 483442.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       11824
    Delay constrained sinks:     11824
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=221, i=0, cg=0, l=0, total=221
      cell areas     : b=2227.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2227.680um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (1:42:51 mem=1876.9M) ***
Total net bbox length = 1.234e+06 (5.442e+05 6.900e+05) (ext = 3.347e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.234e+06 (5.442e+05 6.900e+05) (ext = 3.347e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1876.9MB
*** Finished refinePlace (1:42:51 mem=1876.9M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [0.6,1.535)             2
      [1.535,2.47)            2
      [2.47,3.405)            0
      [3.405,4.34)           16
      [4.34,5.275)            1
      [5.275,6.21)            7
      [6.21,7.145)            6
      [7.145,8.08)            3
      [8.08,9.015)            0
      [9.015,9.95)            3
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          9.95         (510.307,325.717)    (510.892,335.082)    ccl clock buffer, uid:A34a05 (a lib_cell CKBD16) at (507.800,334.000), in power domain auto-default
          9.95         (168.893,414.283)    (168.308,404.918)    ccl clock buffer, uid:A3486e (a lib_cell CKBD16) at (165.800,404.200), in power domain auto-default
          9.75         (168.292,414.283)    (164.308,408.517)    ccl clock buffer, uid:A34868 (a lib_cell CKBD16) at (161.800,407.800), in power domain auto-default
          7.6          (400.108,167.317)    (392.507,167.317)    ccl clock buffer, uid:A34a1a (a lib_cell CKBD16) at (390.000,166.600), in power domain auto-default
          7.6          (168.292,536.683)    (160.692,536.683)    ccl clock buffer, uid:A34852 (a lib_cell CKBD16) at (157.600,535.600), in power domain auto-default
          7.6          (110.892,543.883)    (118.493,543.883)    ccl clock buffer, uid:A3484a (a lib_cell CKBD16) at (115.400,542.800), in power domain auto-default
          6.95         (400.108,167.317)    (401.293,173.083)    ccl clock buffer, uid:A34f6f (a lib_cell CKBD16) at (398.200,172.000), in power domain auto-default
          6.35         (509.108,368.918)    (509.693,374.683)    ccl clock buffer, uid:A34c08 (a lib_cell CKBD16) at (506.600,373.600), in power domain auto-default
          6.35         (510.307,325.717)    (510.892,331.483)    ccl clock buffer, uid:A34f69 (a lib_cell CKBD16) at (507.800,330.400), in power domain auto-default
          6.35         (463.908,113.317)    (464.493,119.082)    ccl clock buffer, uid:A34a0d (a lib_cell CKBD16) at (461.400,118.000), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=221, i=0, cg=0, l=0, total=221
      cell areas     : b=2227.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2227.680um^2
      gate capacitance : top=0.000pF, trunk=1.215pF, leaf=11.038pF, total=12.254pF
      wire capacitance : top=0.000pF, trunk=1.214pF, leaf=9.638pF, total=10.852pF
      wire lengths   : top=0.000um, trunk=7658.485um, leaf=50768.360um, total=58426.845um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.101),trunk(0.087),top(nil), margined worst slew is leaf(0.101),trunk(0.087),top(nil)
      skew_group clk/CON: insertion delay [min=0.442, max=0.595, avg=0.521, sd=0.027], skew [0.153 vs 0.057*, 74.3% {0.482, 0.511, 0.539}] (wid=0.069 ws=0.030) (gid=0.541 gs=0.138)
    Clock network insertion delays are now [0.442ns, 0.595ns] average 0.521ns std.dev 0.027ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=117575 and nets=65795 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1811.645M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=221, i=0, cg=0, l=0, total=221
  Rebuilding timing graph   cell areas     : b=2227.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2227.680um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.215pF, leaf=11.038pF, total=12.254pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.220pF, leaf=9.666pF, total=10.886pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=7658.485um, leaf=50768.360um, total=58426.845um
  Rebuilding timing graph   sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.102),trunk(0.088),top(nil), margined worst slew is leaf(0.102),trunk(0.088),top(nil)
    skew_group clk/CON: insertion delay [min=0.443, max=0.595, avg=0.522, sd=0.027], skew [0.153 vs 0.057*, 74.3% {0.483, 0.511, 0.540}] (wid=0.069 ws=0.031) (gid=0.541 gs=0.137)
  Clock network insertion delays are now [0.443ns, 0.595ns] average 0.522ns std.dev 0.027ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=221, i=0, cg=0, l=0, total=221
      cell areas     : b=2227.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2227.680um^2
      gate capacitance : top=0.000pF, trunk=1.215pF, leaf=11.038pF, total=12.254pF
      wire capacitance : top=0.000pF, trunk=1.220pF, leaf=9.666pF, total=10.886pF
      wire lengths   : top=0.000um, trunk=7658.485um, leaf=50768.360um, total=58426.845um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.088),top(nil), margined worst slew is leaf(0.102),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.443, max=0.595, avg=0.522, sd=0.027], skew [0.153 vs 0.057*, 74.3% {0.483, 0.511, 0.540}] (wid=0.069 ws=0.031) (gid=0.541 gs=0.137)
    Clock network insertion delays are now [0.443ns, 0.595ns] average 0.522ns std.dev 0.027ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=221, i=0, cg=0, l=0, total=221
      cell areas     : b=2227.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2227.680um^2
      gate capacitance : top=0.000pF, trunk=1.215pF, leaf=11.038pF, total=12.254pF
      wire capacitance : top=0.000pF, trunk=1.220pF, leaf=9.666pF, total=10.886pF
      wire lengths   : top=0.000um, trunk=7658.485um, leaf=50768.360um, total=58426.845um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.088),top(nil), margined worst slew is leaf(0.102),trunk(0.088),top(nil)
      skew_group clk/CON: insertion delay [min=0.443, max=0.595, avg=0.522, sd=0.027], skew [0.153 vs 0.057*, 74.3% {0.483, 0.511, 0.540}] (wid=0.069 ws=0.031) (gid=0.541 gs=0.137)
    Clock network insertion delays are now [0.443ns, 0.595ns] average 0.522ns std.dev 0.027ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=2207.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2207.520um^2
      gate capacitance : top=0.000pF, trunk=1.204pF, leaf=11.038pF, total=12.243pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.666pF, total=10.911pF
      wire lengths   : top=0.000um, trunk=7832.495um, leaf=50768.360um, total=58600.855um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.099),top(nil), margined worst slew is leaf(0.102),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.495, avg=0.426, sd=0.024], skew [0.136 vs 0.057*, 82% {0.393, 0.421, 0.450}] (wid=0.076 ws=0.032) (gid=0.437 gs=0.129)
    Clock network insertion delays are now [0.360ns, 0.495ns] average 0.426ns std.dev 0.024ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=2207.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2207.520um^2
      gate capacitance : top=0.000pF, trunk=1.204pF, leaf=11.038pF, total=12.243pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.666pF, total=10.911pF
      wire lengths   : top=0.000um, trunk=7832.495um, leaf=50768.360um, total=58600.855um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.099),top(nil), margined worst slew is leaf(0.102),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.495, avg=0.426, sd=0.024], skew [0.136 vs 0.057*, 82% {0.393, 0.421, 0.450}] (wid=0.076 ws=0.032) (gid=0.437 gs=0.129)
    Clock network insertion delays are now [0.360ns, 0.495ns] average 0.426ns std.dev 0.024ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=2207.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2207.520um^2
      gate capacitance : top=0.000pF, trunk=1.204pF, leaf=11.038pF, total=12.243pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.666pF, total=10.911pF
      wire lengths   : top=0.000um, trunk=7832.495um, leaf=50768.360um, total=58600.855um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.099),top(nil), margined worst slew is leaf(0.102),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.495, avg=0.426, sd=0.024], skew [0.136 vs 0.057*, 82% {0.393, 0.421, 0.450}] (wid=0.076 ws=0.032) (gid=0.437 gs=0.129)
    Clock network insertion delays are now [0.360ns, 0.495ns] average 0.426ns std.dev 0.024ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=2207.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2207.520um^2
      gate capacitance : top=0.000pF, trunk=1.204pF, leaf=11.038pF, total=12.243pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.666pF, total=10.911pF
      wire lengths   : top=0.000um, trunk=7832.495um, leaf=50768.360um, total=58600.855um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.102),trunk(0.099),top(nil), margined worst slew is leaf(0.102),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.495, avg=0.426, sd=0.024], skew [0.136 vs 0.057*, 82% {0.393, 0.421, 0.450}] (wid=0.076 ws=0.032) (gid=0.437 gs=0.129)
    Clock network insertion delays are now [0.360ns, 0.495ns] average 0.426ns std.dev 0.024ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=2207.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2207.520um^2
      gate capacitance : top=0.000pF, trunk=1.204pF, leaf=11.038pF, total=12.243pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.666pF, total=10.911pF
      wire lengths   : top=0.000um, trunk=7832.495um, leaf=50768.360um, total=58600.855um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.099),top(nil), margined worst slew is leaf(0.102),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.495, avg=0.426, sd=0.024], skew [0.136 vs 0.057*, 82% {0.393, 0.421, 0.450}] (wid=0.076 ws=0.032) (gid=0.437 gs=0.129)
    Clock network insertion delays are now [0.360ns, 0.495ns] average 0.426ns std.dev 0.024ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 262 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=2207.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2207.520um^2
      gate capacitance : top=0.000pF, trunk=1.204pF, leaf=11.038pF, total=12.243pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.665pF, total=10.910pF
      wire lengths   : top=0.000um, trunk=7831.375um, leaf=50765.390um, total=58596.765um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.102),trunk(0.099),top(nil), margined worst slew is leaf(0.102),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.360, max=0.495, avg=0.426, sd=0.024], skew [0.135 vs 0.057*, 82% {0.393, 0.421, 0.450}] (wid=0.076 ws=0.032) (gid=0.437 gs=0.129)
    Clock network insertion delays are now [0.360ns, 0.495ns] average 0.426ns std.dev 0.024ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
      gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
      wire lengths   : top=0.000um, trunk=7823.363um, leaf=50755.434um, total=58578.797um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.435, max=0.493, avg=0.473, sd=0.011], skew [0.059 vs 0.057*, 94.1% {0.446, 0.475, 0.493}] (wid=0.074 ws=0.032) (gid=0.438 gs=0.049)
    Clock network insertion delays are now [0.435ns, 0.493ns] average 0.473ns std.dev 0.011ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 14 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
      gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
      wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.437, max=0.492, avg=0.473, sd=0.010], skew [0.056 vs 0.057, 94.5% {0.447, 0.475, 0.492}] (wid=0.074 ws=0.030) (gid=0.439 gs=0.050)
    Clock network insertion delays are now [0.437ns, 0.492ns] average 0.473ns std.dev 0.010ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=219, i=0, cg=0, l=0, total=219
          cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
          gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
          wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
          wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
          sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
      gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
      wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
    Clock network insertion delays are now [0.437ns, 0.492ns] average 0.473ns std.dev 0.010ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=219, i=0, cg=0, l=0, total=219
    cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
    gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
    wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
    wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
    sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
    skew_group clk/CON: insertion delay [min=0.437, max=0.492, avg=0.473, sd=0.010], skew [0.056 vs 0.057, 94.5% {0.447, 0.475, 0.492}] (wid=0.074 ws=0.030) (gid=0.439 gs=0.050)
  Clock network insertion delays are now [0.437ns, 0.492ns] average 0.473ns std.dev 0.010ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
      gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
      wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.437, max=0.492, avg=0.473, sd=0.010], skew [0.056 vs 0.057, 94.5% {0.447, 0.475, 0.492}] (wid=0.074 ws=0.030) (gid=0.439 gs=0.050)
    Clock network insertion delays are now [0.437ns, 0.492ns] average 0.473ns std.dev 0.010ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=219, i=0, cg=0, l=0, total=219
          cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
          gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
          wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
          wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
          sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
      gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
      wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.437, max=0.492, avg=0.473, sd=0.010], skew [0.056 vs 0.057, 94.5% {0.447, 0.475, 0.492}] (wid=0.074 ws=0.030) (gid=0.439 gs=0.050)
    Clock network insertion delays are now [0.437ns, 0.492ns] average 0.473ns std.dev 0.010ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
      gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
      wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.437, max=0.492, avg=0.473, sd=0.010], skew [0.056 vs 0.057, 94.5% {0.447, 0.475, 0.492}] (wid=0.074 ws=0.030) (gid=0.439 gs=0.050)
    Clock network insertion delays are now [0.437ns, 0.492ns] average 0.473ns std.dev 0.010ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
      gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
      wire capacitance : top=0.000pF, trunk=1.245pF, leaf=9.664pF, total=10.909pF
      wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.437, max=0.492, avg=0.473, sd=0.010], skew [0.056 vs 0.057, 94.5% {0.447, 0.475, 0.492}] (wid=0.074 ws=0.030) (gid=0.439 gs=0.050)
    Clock network insertion delays are now [0.437ns, 0.492ns] average 0.473ns std.dev 0.010ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=117573 and nets=65793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1811.648M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=219, i=0, cg=0, l=0, total=219
  Rebuilding timing graph   cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.246pF, leaf=9.664pF, total=10.910pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
  Rebuilding timing graph   sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
    skew_group clk/CON: insertion delay [min=0.437, max=0.493, avg=0.474, sd=0.010], skew [0.056 vs 0.057, 94.5% {0.447, 0.476, 0.493}] (wid=0.074 ws=0.030) (gid=0.439 gs=0.050)
  Clock network insertion delays are now [0.437ns, 0.493ns] average 0.474ns std.dev 0.010ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1777.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1777.320um^2
      gate capacitance : top=0.000pF, trunk=0.981pF, leaf=11.038pF, total=12.019pF
      wire capacitance : top=0.000pF, trunk=1.246pF, leaf=9.664pF, total=10.910pF
      wire lengths   : top=0.000um, trunk=7829.682um, leaf=50755.434um, total=58585.117um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.104),trunk(0.098),top(nil), margined worst slew is leaf(0.104),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.437, max=0.493, avg=0.474, sd=0.010], skew [0.056 vs 0.057, 94.5% {0.447, 0.476, 0.493}] (wid=0.074 ws=0.030) (gid=0.439 gs=0.050)
    Clock network insertion delays are now [0.437ns, 0.493ns] average 0.474ns std.dev 0.010ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=12.019pF fall=11.878pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=11.965pF fall=11.826pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1673.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1673.640um^2
      gate capacitance : top=0.000pF, trunk=0.927pF, leaf=11.038pF, total=11.965pF
      wire capacitance : top=0.000pF, trunk=1.249pF, leaf=9.663pF, total=10.912pF
      wire lengths   : top=0.000um, trunk=7846.878um, leaf=50751.139um, total=58598.017um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.101),top(nil), margined worst slew is leaf(0.105),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.441, max=0.493, avg=0.478, sd=0.007], skew [0.052 vs 0.057, 99.9% {0.450, 0.479, 0.493}] (wid=0.072 ws=0.028) (gid=0.439 gs=0.044)
    Clock network insertion delays are now [0.441ns, 0.493ns] average 0.478ns std.dev 0.007ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 4928.86 -> 4932}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1673.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1673.640um^2
      gate capacitance : top=0.000pF, trunk=0.927pF, leaf=11.038pF, total=11.965pF
      wire capacitance : top=0.000pF, trunk=1.249pF, leaf=9.663pF, total=10.912pF
      wire lengths   : top=0.000um, trunk=7846.878um, leaf=50751.139um, total=58598.017um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.101),top(nil), margined worst slew is leaf(0.105),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.441, max=0.493, avg=0.478, sd=0.007], skew [0.052 vs 0.057, 99.9% {0.450, 0.479, 0.493}] (wid=0.072 ws=0.028) (gid=0.439 gs=0.044)
    Clock network insertion delays are now [0.441ns, 0.493ns] average 0.478ns std.dev 0.007ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1673.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1673.640um^2
      gate capacitance : top=0.000pF, trunk=0.927pF, leaf=11.038pF, total=11.965pF
      wire capacitance : top=0.000pF, trunk=1.249pF, leaf=9.663pF, total=10.912pF
      wire lengths   : top=0.000um, trunk=7846.878um, leaf=50751.139um, total=58598.017um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.101),top(nil), margined worst slew is leaf(0.105),trunk(0.101),top(nil)
      skew_group clk/CON: insertion delay [min=0.441, max=0.493, avg=0.478, sd=0.007], skew [0.052 vs 0.057, 99.9% {0.450, 0.479, 0.493}] (wid=0.072 ws=0.028) (gid=0.439 gs=0.044)
    Clock network insertion delays are now [0.441ns, 0.493ns] average 0.478ns std.dev 0.007ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 4928.86 -> 4932}
  Improving insertion delay done.
  Total capacitance is (rise=22.877pF fall=22.738pF), of which (rise=10.912pF fall=10.912pF) is wire, and (rise=11.965pF fall=11.826pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:43:25 mem=1868.9M) ***
Total net bbox length = 1.235e+06 (5.443e+05 6.903e+05) (ext = 3.359e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.235e+06 (5.443e+05 6.903e+05) (ext = 3.359e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1868.9MB
*** Finished refinePlace (1:43:25 mem=1868.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:43:25 mem=1868.9M) ***
Total net bbox length = 1.235e+06 (5.443e+05 6.903e+05) (ext = 3.359e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.235e+06 (5.443e+05 6.903e+05) (ext = 3.359e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1868.9MB
*** Finished refinePlace (1:43:25 mem=1868.9M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       220 (unrouted=220, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 61492 (unrouted=0, trialRouted=61492, noStatus=0, routed=0, fixed=0)
(Not counting 4081 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=117573 and nets=65793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1878.422M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 220 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 220 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 14:40:11 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 65791 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344d2 core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U10. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344d4 core_instance/kmem_instance/U754. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344d5 core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_19859_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344d5 core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RC_19860_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344db core_instance/kmem_instance/U83. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344db core_instance/U30. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344dd core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U13. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344dd core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344e1 core_instance/qmem_instance/U988. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344e2 core_instance/psum_mem_instance/U596. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344e4 core_instance/kmem_instance/U86. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344e5 core_instance/ofifo_inst/col_idx_1__fifo_instance/U62. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344e6 core_instance/kmem_instance/U1726. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344ed core_instance/psum_mem_instance/U940. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344ef core_instance/kmem_instance/U1902. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344ef core_instance/kmem_instance/U2033. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344f0 core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U19. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344f1 core_instance/qmem_instance/FE_OFC4569_n947. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34842 core_instance/ofifo_inst/col_idx_0__fifo_instance/U129. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34846 core_instance/qmem_instance/U844. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 284 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1653.33 (MB), peak = 1737.10 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar  3 14:40:38 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar  3 14:40:39 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.48%
#  Metal 2        V        3394          84       53824     0.94%
#  Metal 3        H        3474           0       53824     0.10%
#  Metal 4        V        2464        1014       53824     5.11%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21416       4.23%  430592    12.58%
#
#  220 nets (0.33%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1660.86 (MB), peak = 1737.10 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1723.92 (MB), peak = 1737.10 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.52 (MB), peak = 1737.10 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4081 (skipped).
#Total number of selected nets for routing = 220.
#Total number of unselected nets (but routable) for routing = 61492 (skipped).
#Total number of nets in the design = 65793.
#
#61492 skipped nets do not have any wires.
#220 routable nets have only global wires.
#220 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                220               0  
#------------------------------------------------
#        Total                220               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                220                799           60693  
#-------------------------------------------------------------------
#        Total                220                799           60693  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4     13(0.03%)   (0.03%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     13(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 220
#Total wire length = 58749 um.
#Total half perimeter of net bounding box = 23004 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 267 um.
#Total wire length on LAYER M3 = 36177 um.
#Total wire length on LAYER M4 = 22221 um.
#Total wire length on LAYER M5 = 30 um.
#Total wire length on LAYER M6 = 54 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30579
#Up-Via Summary (total 30579):
#           
#-----------------------
#  Metal 1        12262
#  Metal 2        10820
#  Metal 3         7477
#  Metal 4           10
#  Metal 5           10
#-----------------------
#                 30579 
#
#Total number of involved priority nets 220
#Maximum src to sink distance for priority net 559.4
#Average of max src_to_sink distance for priority net 96.2
#Average of ave src_to_sink distance for priority net 56.5
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.03%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1724.62 (MB), peak = 1737.10 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1669.69 (MB), peak = 1737.10 (MB)
#Start Track Assignment.
#Done with 8475 horizontal wires in 2 hboxes and 5447 vertical wires in 2 hboxes.
#Done with 248 horizontal wires in 2 hboxes and 57 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 220
#Total wire length = 64995 um.
#Total half perimeter of net bounding box = 23004 um.
#Total wire length on LAYER M1 = 6613 um.
#Total wire length on LAYER M2 = 253 um.
#Total wire length on LAYER M3 = 35980 um.
#Total wire length on LAYER M4 = 22067 um.
#Total wire length on LAYER M5 = 31 um.
#Total wire length on LAYER M6 = 50 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30579
#Up-Via Summary (total 30579):
#           
#-----------------------
#  Metal 1        12262
#  Metal 2        10820
#  Metal 3         7477
#  Metal 4           10
#  Metal 5           10
#-----------------------
#                 30579 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1691.38 (MB), peak = 1737.10 (MB)
#
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = 64.12 (MB)
#Total memory = 1691.42 (MB)
#Peak memory = 1737.10 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.4% of the total area was rechecked for DRC, and 67.8% required routing.
#    number of violations = 0
#cpu time = 00:01:19, elapsed time = 00:01:18, memory = 1709.65 (MB), peak = 1737.10 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1679.14 (MB), peak = 1737.10 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 220
#Total wire length = 61140 um.
#Total half perimeter of net bounding box = 23004 um.
#Total wire length on LAYER M1 = 16 um.
#Total wire length on LAYER M2 = 3360 um.
#Total wire length on LAYER M3 = 33581 um.
#Total wire length on LAYER M4 = 24181 um.
#Total wire length on LAYER M5 = 3 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34527
#Total number of multi-cut vias = 217 (  0.6%)
#Total number of single cut vias = 34310 ( 99.4%)
#Up-Via Summary (total 34527):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12014 ( 98.2%)       217 (  1.8%)      12231
#  Metal 2       11814 (100.0%)         0 (  0.0%)      11814
#  Metal 3       10480 (100.0%)         0 (  0.0%)      10480
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                34310 ( 99.4%)       217 (  0.6%)      34527 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:01:20
#Elapsed time = 00:01:19
#Increased memory = -14.25 (MB)
#Total memory = 1677.17 (MB)
#Peak memory = 1737.10 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:20
#Elapsed time = 00:01:19
#Increased memory = -14.25 (MB)
#Total memory = 1677.17 (MB)
#Peak memory = 1737.10 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:53
#Elapsed time = 00:01:52
#Increased memory = 56.59 (MB)
#Total memory = 1627.84 (MB)
#Peak memory = 1737.10 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 14:42:03 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 220 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000          186
       100.000     200.000           28
       200.000     300.000            3
       300.000     400.000            0
       400.000     500.000            2
       500.000     600.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           12
        0.000      20.000          110
       20.000      40.000           51
       40.000      60.000           23
       60.000      80.000           15
       80.000     100.000            7
      100.000     120.000            1
      120.000     140.000            1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_385 (80 terminals)
    Guided length:  max path =    59.863um, total =   299.748um
    Routed length:  max path =   140.400um, total =   351.140um
    Deviation:      max path =   134.537%,  total =    17.145%

    Net core_instance/CTS_360 (79 terminals)
    Guided length:  max path =    50.843um, total =   307.468um
    Routed length:  max path =   110.600um, total =   366.420um
    Deviation:      max path =   117.535%,  total =    19.174%

    Net core_instance/CTS_340 (83 terminals)
    Guided length:  max path =    78.398um, total =   322.118um
    Routed length:  max path =   155.400um, total =   360.020um
    Deviation:      max path =    98.221%,  total =    11.767%

    Net core_instance/qmem_instance/CTS_30 (76 terminals)
    Guided length:  max path =    45.633um, total =   278.188um
    Routed length:  max path =    87.800um, total =   322.400um
    Deviation:      max path =    92.407%,  total =    15.893%

    Net core_instance/kmem_instance/CTS_31 (54 terminals)
    Guided length:  max path =    40.672um, total =   214.360um
    Routed length:  max path =    78.200um, total =   239.980um
    Deviation:      max path =    92.268%,  total =    11.952%

    Net core_instance/CTS_331 (81 terminals)
    Guided length:  max path =    66.198um, total =   297.255um
    Routed length:  max path =   127.000um, total =   341.760um
    Deviation:      max path =    91.850%,  total =    14.972%

    Net core_instance/CTS_336 (84 terminals)
    Guided length:  max path =    46.438um, total =   317.798um
    Routed length:  max path =    87.600um, total =   363.500um
    Deviation:      max path =    88.641%,  total =    14.381%

    Net core_instance/CTS_316 (62 terminals)
    Guided length:  max path =    51.547um, total =   240.245um
    Routed length:  max path =    95.800um, total =   264.880um
    Deviation:      max path =    85.848%,  total =    10.254%

    Net core_instance/CTS_314 (87 terminals)
    Guided length:  max path =    55.428um, total =   305.192um
    Routed length:  max path =   101.000um, total =   367.280um
    Deviation:      max path =    82.220%,  total =    20.344%

    Net core_instance/mac_array_instance/CTS_75 (72 terminals)
    Guided length:  max path =    63.885um, total =   278.093um
    Routed length:  max path =   113.600um, total =   326.380um
    Deviation:      max path =    77.820%,  total =    17.364%

Set FIXED routing status on 220 net(s)
Set FIXED placed status on 219 instance(s)
Net route status summary:
  Clock:       220 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=220)
  Non-clock: 61492 (unrouted=61492, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4081 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=39592 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 220  numPreroutedWires = 36312
[NR-eagl] Read numTotalNets=61712  numIgnoredNets=220
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 61492 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 754 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.10% H + 0.14% V. EstWL: 1.357182e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 60738 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 1.252598e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.600000e+01um, number of vias: 211222
[NR-eagl] Layer2(M2)(V) length: 4.049171e+05um, number of vias: 287225
[NR-eagl] Layer3(M3)(H) length: 4.601545e+05um, number of vias: 42557
[NR-eagl] Layer4(M4)(V) length: 2.017987e+05um, number of vias: 22889
[NR-eagl] Layer5(M5)(H) length: 1.527045e+05um, number of vias: 16945
[NR-eagl] Layer6(M6)(V) length: 1.236718e+05um, number of vias: 10139
[NR-eagl] Layer7(M7)(H) length: 6.051040e+04um, number of vias: 12445
[NR-eagl] Layer8(M8)(V) length: 8.244881e+04um, number of vias: 0
[NR-eagl] Total length: 1.486222e+06um, number of vias: 603422
End of congRepair (cpu=0:00:02.8, real=0:00:02.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=117573 and nets=65793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1881.871M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.077        0.077      1.006       0.020        0.021      1.000      1.023         0.978
    S->S Wire Len.       um        213.276      215.991      1.013     184.019      185.482      1.000      1.008         0.992
    S->S Wire Res.       Ohm       241.304      245.794      1.019     201.169      204.464      1.000      1.016         0.984
    S->S Wire Res./um    Ohm         1.267        1.266      0.999       0.518        0.506      0.997      0.974         1.021
    Total Wire Len.      um        350.979      355.229      1.012     193.747      196.160      1.000      1.012         0.987
    Trans. Time          ns          0.082        0.083      1.016       0.026        0.026      0.999      1.020         0.979
    Wire Cap.            fF         54.388       55.399      1.019      30.067       30.608      1.000      1.018         0.982
    Wire Cap./um         fF          0.133        0.134      1.007       0.059        0.059      1.000      1.006         0.994
    Wire Delay           ns          0.012        0.013      1.035       0.013        0.014      0.999      1.040         0.960
    Wire Skew            ns          0.005        0.005      1.015       0.003        0.003      0.998      1.037         0.960
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.091        0.092      1.009      0.008         0.008      0.998      1.043         0.955
    S->S Wire Len.       um         69.020       70.459      1.021     49.267        49.620      0.998      1.005         0.990
    S->S Wire Res.       Ohm        86.770       87.755      1.011     55.054        55.851      0.995      1.010         0.981
    S->S Wire Res./um    Ohm         1.487        1.430      0.961      0.484         0.396      0.940      0.768         1.151
    Total Wire Len.      um        283.686      291.834      1.029     65.155        65.940      0.998      1.010         0.986
    Trans. Time          ns          0.078        0.079      1.014      0.011         0.011      0.998      1.039         0.959
    Wire Cap.            fF         45.690       47.083      1.030     10.571        10.743      0.996      1.012         0.980
    Wire Cap./um         fF          0.161        0.161      1.001      0.004         0.003      0.888      0.635         1.240
    Wire Delay           ns          0.003        0.003      1.021      0.002         0.002      0.987      0.981         0.993
    Wire Skew            ns          0.005        0.005      1.027      0.002         0.002      0.976      0.950         1.003
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.094        0.093      0.991      0.007         0.007      0.982      0.969         0.994
    S->S Wire Len.       um         41.720       52.792      1.265     19.181        25.634      0.809      1.081         0.605
    S->S Wire Res.       Ohm        67.298       76.551      1.137     27.535        34.546      0.787      0.987         0.627
    S->S Wire Res./um    Ohm         1.696        1.506      0.888      0.325         0.218      0.814      0.546         1.214
    Total Wire Len.      um        260.262      272.354      1.046     60.982        64.737      0.990      1.051         0.933
    Trans. Time          ns          0.091        0.092      1.008      0.008         0.008      0.984      1.006         0.962
    Wire Cap.            fF         49.555       48.909      0.987     12.232        11.960      0.992      0.969         1.014
    Wire Cap./um         fF          0.190        0.179      0.945      0.008         0.005      0.911      0.536         1.548
    Wire Delay           ns          0.004        0.005      1.424      0.002         0.003      0.709      1.058         0.475
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -------------------------------------------------------------------
    Route Sink Pin                                       Difference (%)
    -------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f63/I       -37.500
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f6f/I       -33.333
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f64/I       -18.182
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f6c/I        12.500
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f68/I        -8.197
    -------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um       5.000um       1.599         0.282         0.451
    M3                           1391.835um    1416.400um       1.599         0.282         0.451
    M4                           1065.017um    1065.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.799%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                           Difference (%)
    -------------------------------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344de/I       -180.000
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ecc/I                         -80.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34a0e/I                                            -66.667
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34a07/I                                             60.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3486a/I                                             58.333
    -------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.800um       1.787         0.272         0.487
    M2                              0.000um      30.850um       1.599         0.282         0.451
    M3                           2503.745um    2626.400um       1.599         0.282         0.451
    M4                           2886.280um    2885.800um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.411%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Top/Trunk High-Fanout Routes)
    =============================================================
    
    Net: core_instance/CTS_363:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um     12              0.800um         12
    M3                   124.550um     12            141.200um         12
    M4                   111.748um     18            112.800um         21
    -------------------------------------------------------------------------
    Totals               235.000um     42            253.000um         45
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns      0.000ns          -             -
    S->WS Trans. Time      0.101ns      0.105ns          -             -
    S->WS Wire Len.       64.705um     66.200um          -             -
    S->WS Wire Res.       85.437Ohm    89.314Ohm         -             -
    Wire Cap.             38.188fF     41.582fF          -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34a00/I.
    Post-route worst sink:
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34a00/I.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34f6f.
    Driver fanout: 11.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Top Wire Delay Differences (Leaf routes):
    
    ---------------------------------------------------------------------------------
    Route Sink Pin                                                     Difference (%)
    ---------------------------------------------------------------------------------
    core_instance/kmem_instance/memory9_reg_83_/CP                       -1533.333
    core_instance/psum_mem_instance/memory12_reg_127_/CP                  -810.000
    core_instance/kmem_instance/memory6_reg_93_/CP                        -680.000
    core_instance/kmem_instance/Q_reg_102_/CP                             -671.429
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q1_reg_19_/CP       -657.143
    ---------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       14.200um       1.787         0.272         0.487
    M2                               0.000um     3323.800um       1.599         0.282         0.451
    M3                           24320.417um    29538.000um       1.599         0.282         0.451
    M4                           26430.722um    20229.800um       1.599         0.282         0.451
    M5                               0.000um        3.200um       1.599         0.282         0.450
    Preferred Layer Adherence      100.000%        93.709%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/psum_mem_instance/CTS_99:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      78            22.200um         78
    M3                   134.558um      78           201.000um         75
    M4                   181.773um     110           132.000um         70
    -------------------------------------------------------------------------
    Totals               315.000um     266           355.000um        223
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.       50.227um      27.800um         -             -
    S->WS Wire Res.       75.677Ohm     38.512Ohm        -             -
    Wire Cap.             61.815fF      64.182fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/memory9_reg_46_/CP.
    Post-route worst sink:
    core_instance/psum_mem_instance/memory9_reg_43_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34c0f.
    Driver fanout: 77.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_13:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um     25              5.200um         25
    M3                   108.588um     25            132.400um         25
    M4                   103.830um     36             84.200um         32
    -------------------------------------------------------------------------
    Totals               211.000um     86            221.000um         82
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns      0.001ns          -             -
    S->WS Trans. Time      0.104ns      0.106ns          -             -
    S->WS Wire Len.       70.345um     71.600um          -             -
    S->WS Wire Res.       97.576Ohm    95.192Ohm         -             -
    Wire Cap.             36.959fF     37.789fF          -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/-
    CP.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/-
    CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_CLO-
    CK_NODE_UID_A34ea8.
    Driver fanout: 24.
    Driver cell: CKBD6.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_336:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      84            20.400um         84
    M3                   145.738um      84           190.000um         80
    M4                   172.060um     122           119.600um         60
    -------------------------------------------------------------------------
    Totals               317.000um     290           329.000um        224
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.105ns         -             -
    S->WS Wire Len.       17.615um      64.200um         -             -
    S->WS Wire Res.       34.175Ohm     93.137Ohm        -             -
    Wire Cap.             58.669fF      59.744fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/memory7_reg_81_/CP.
    Post-route worst sink:
    core_instance/psum_mem_instance/memory5_reg_82_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34c0a.
    Driver fanout: 83.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/psum_mem_instance/CTS_114:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      51             9.800um         51
    M3                   127.507um      51           142.200um         49
    M4                   103.088um      77            88.800um         41
    -------------------------------------------------------------------------
    Totals               230.000um     179           239.000um        141
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.105ns       0.105ns         -             -
    S->WS Wire Len.       31.065um      44.200um         -             -
    S->WS Wire Res.       48.817Ohm     65.365Ohm        -             -
    Wire Cap.             43.668fF      42.655fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/memory9_reg_20_/CP.
    Post-route worst sink:
    core_instance/psum_mem_instance/memory9_reg_20_/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A344e9.
    Driver fanout: 50.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047        1         0%        -         2          1%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       11         0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    11783        98%       ER       217         89%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      112         1%        -        14          6%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044       81         1%        -        10          4%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    11567       100%       ER       242        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046        4         0%        -        -           -           -        -          -         -
    M2-M3    VIA23_1stack_S      1.500    0.059    0.089      -          -          -         1          0%          -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    10124       100%       ER       352         99%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089      -          -          -         2          1%          -        -          -         -
    M3-M4    VIA34_1stack_W      1.500    0.059    0.089        2         0%        -        -           -           -        -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046        2       100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1673.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1673.640um^2
      gate capacitance : top=0.000pF, trunk=0.927pF, leaf=11.038pF, total=11.965pF
      wire capacitance : top=0.000pF, trunk=1.282pF, leaf=9.537pF, total=10.820pF
      wire lengths   : top=0.000um, trunk=8031.450um, leaf=53109.000um, total=61140.450um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=5, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.106),trunk(0.105),top(nil), margined worst slew is leaf(0.106),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.442, max=0.499, avg=0.482, sd=0.007], skew [0.056 vs 0.057, 99.9% {0.454, 0.482, 0.499}] (wid=0.079 ws=0.035) (gid=0.439 gs=0.042)
    Clock network insertion delays are now [0.442ns, 0.499ns] average 0.482ns std.dev 0.007ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=2029.8 CPU=0:00:06.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:09.3  real=0:00:09.0  mem= 2029.8M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=219, i=0, cg=0, l=0, total=219
      Rebuilding timing graph   cell areas     : b=1673.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1673.640um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.927pF, leaf=11.038pF, total=11.965pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.282pF, leaf=9.537pF, total=10.820pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8031.450um, leaf=53109.000um, total=61140.450um
      Rebuilding timing graph   sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=5, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=219, i=0, cg=0, l=0, total=219
        cell areas     : b=1673.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1673.640um^2
        gate capacitance : top=0.000pF, trunk=0.927pF, leaf=11.038pF, total=11.965pF
        wire capacitance : top=0.000pF, trunk=1.282pF, leaf=9.537pF, total=10.820pF
        wire lengths   : top=0.000um, trunk=8031.450um, leaf=53109.000um, total=61140.450um
        sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=5, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 220, tested: 220, violation detected: 5, cannot run: 0, attempted: 5, failed: 0, sized: 5
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           1          1
        leaf            4          4
        ------------------------------
        Total           5          5
        ------------------------------
        
        Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 10.080um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=219, i=0, cg=0, l=0, total=219
          cell areas     : b=1683.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1683.720um^2
          gate capacitance : top=0.000pF, trunk=0.933pF, leaf=11.038pF, total=11.971pF
          wire capacitance : top=0.000pF, trunk=1.282pF, leaf=9.537pF, total=10.820pF
          wire lengths   : top=0.000um, trunk=8031.450um, leaf=53109.000um, total=61140.450um
          sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
          skew_group clk/CON: insertion delay [min=0.442, max=0.499, avg=0.481, sd=0.008], skew [0.057 vs 0.057, 99.9% {0.453, 0.482, 0.499}] (wid=0.079 ws=0.035) (gid=0.439 gs=0.045)
        Clock network insertion delays are now [0.442ns, 0.499ns] average 0.481ns std.dev 0.008ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (1:45:46 mem=1896.9M) ***
Total net bbox length = 1.235e+06 (5.443e+05 6.903e+05) (ext = 3.359e+04)
**ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.235e+06 (5.443e+05 6.903e+05) (ext = 3.359e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1896.9MB
*** Finished refinePlace (1:45:46 mem=1896.9M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (1:45:46 mem=1896.9M) ***
Total net bbox length = 1.235e+06 (5.443e+05 6.903e+05) (ext = 3.359e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.235e+06 (5.443e+05 6.903e+05) (ext = 3.359e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1896.9MB
*** Finished refinePlace (1:45:47 mem=1896.9M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 10 insts, 20 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=117573 and nets=65793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1896.938M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=219, i=0, cg=0, l=0, total=219
      Rebuilding timing graph   cell areas     : b=1683.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1683.720um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.933pF, leaf=11.038pF, total=11.971pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.282pF, leaf=9.537pF, total=10.820pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8031.450um, leaf=53109.000um, total=61140.450um
      Rebuilding timing graph   sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:       220 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=220)
  Non-clock: 61492 (unrouted=0, trialRouted=61492, noStatus=0, routed=0, fixed=0)
(Not counting 4081 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=219, i=0, cg=0, l=0, total=219
      cell areas     : b=1683.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1683.720um^2
      gate capacitance : top=0.000pF, trunk=0.933pF, leaf=11.038pF, total=11.971pF
      wire capacitance : top=0.000pF, trunk=1.282pF, leaf=9.537pF, total=10.820pF
      wire lengths   : top=0.000um, trunk=8031.450um, leaf=53109.000um, total=61140.450um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
      skew_group clk/CON: insertion delay [min=0.442, max=0.499, avg=0.481, sd=0.008], skew [0.057 vs 0.057, 99.9% {0.453, 0.482, 0.499}] (wid=0.079 ws=0.035) (gid=0.439 gs=0.045)
    Clock network insertion delays are now [0.442ns, 0.499ns] average 0.481ns std.dev 0.008ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------
  Cell type      Count    Area
  --------------------------------
  Buffers         219     1683.720
  Inverters         0        0.000
  Clock Gates       0        0.000
  Clock Logic       0        0.000
  All             219     1683.720
  --------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8031.450
  Leaf      53109.000
  Total     61140.450
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     0.933     1.282     2.215
  Leaf     11.038     9.537    20.575
  Total    11.971    10.820    22.790
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  11824    11.038     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.100               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.442     0.499     0.057       0.057         0.035           0.014           0.481        0.008     99.9% {0.453, 0.482, 0.499}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.442ns, 0.499ns] average 0.481ns std.dev 0.008ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=219, i=0, cg=0, l=0, total=219
  cell areas     : b=1683.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1683.720um^2
  gate capacitance : top=0.000pF, trunk=0.933pF, leaf=11.038pF, total=11.971pF
  wire capacitance : top=0.000pF, trunk=1.282pF, leaf=9.537pF, total=10.820pF
  wire lengths   : top=0.000um, trunk=8031.450um, leaf=53109.000um, total=61140.450um
  sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
  skew_group clk/CON: insertion delay [min=0.442, max=0.499, avg=0.481, sd=0.008], skew [0.057 vs 0.057, 99.9% {0.453, 0.482, 0.499}] (wid=0.079 ws=0.035) (gid=0.439 gs=0.045)
Clock network insertion delays are now [0.442ns, 0.499ns] average 0.481ns std.dev 0.008ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1887.8M, totSessionCpu=1:45:58 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1887.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1887.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=1887.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1968.99 CPU=0:00:06.9 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:07.0  mem= 1969.0M) ***
*** Done Building Timing Graph (cpu=0:00:08.7 real=0:00:09.0 totSessionCpu=1:46:07 mem=1969.0M)
** Profile ** Overall slacks :  cpu=0:00:08.9, mem=1969.0M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1969.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.939  |
|           TNS (ns):| -1669.6 |
|    Violating Paths:|  2564   |
|          All Paths:|  19592  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.530%
       (99.293% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1969.0M
**optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 1902.9M, totSessionCpu=1:46:08 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57621

Instance distribution across the VT partitions:

 LVT : inst = 26818 (46.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 26818 (46.5%)

 HVT : inst = 30779 (53.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 30779 (53.4%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1903.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1903.0M) ***
*** Starting optimizing excluded clock nets MEM= 1903.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1903.0M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.939
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 220 nets with fixed/cover wires excluded.
Info: 220 clock nets excluded from IPO operation.
*info: 220 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
*info: 220 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1669.644 Density 99.29
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.939|   -0.939|-1668.392|-1669.644|    99.29%|   0:00:00.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.939|   -0.939|-1666.863|-1668.115|    99.29%|   0:00:02.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.939|   -0.939|-1666.325|-1667.578|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.939|   -0.939|-1665.383|-1666.635|    99.29%|   0:00:02.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.939|   -0.939|-1664.413|-1665.665|    99.29%|   0:00:00.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.939|   -0.939|-1664.382|-1665.634|    99.29%|   0:00:02.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.939|   -0.939|-1661.612|-1662.864|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.939|   -0.939|-1661.032|-1662.284|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -0.939|   -0.939|-1661.009|-1662.261|    99.29%|   0:00:02.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.939|   -0.939|-1661.009|-1662.261|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.939|   -0.939|-1661.362|-1662.614|    99.29%|   0:00:02.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.939|   -0.939|-1661.133|-1662.385|    99.29%|   0:00:00.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -0.939|   -0.939|-1660.784|-1662.036|    99.29%|   0:00:00.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -0.939|   -0.939|-1660.391|-1661.642|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.939|   -0.939|-1659.765|-1661.017|    99.29%|   0:00:00.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.939|   -0.939|-1659.749|-1661.001|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
|  -0.939|   -0.939|-1659.749|-1661.001|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_4_/D                                        |
|  -0.939|   -0.939|-1659.571|-1660.823|    99.29%|   0:00:00.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_4_/D                                       |
|  -0.939|   -0.939|-1659.571|-1660.823|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
|  -0.939|   -0.939|-1659.571|-1660.823|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.939|   -0.939|-1659.558|-1660.810|    99.29%|   0:00:00.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.939|   -0.939|-1659.547|-1660.800|    99.29%|   0:00:00.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.939|   -0.939|-1659.532|-1660.784|    99.29%|   0:00:01.0| 2126.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.939|   -0.939|-1659.532|-1660.784|    99.29%|   0:00:01.0| 2164.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.8 real=0:00:21.0 mem=2164.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.0 real=0:00:21.0 mem=2164.8M) ***
** GigaOpt Optimizer WNS Slack -0.939 TNS Slack -1660.784 Density 99.29
*** Starting refinePlace (1:46:43 mem=2180.8M) ***
Total net bbox length = 1.235e+06 (5.443e+05 6.903e+05) (ext = 3.359e+04)
Density distribution unevenness ratio = 0.468%
Density distribution unevenness ratio = 1.823%
Move report: Timing Driven Placement moves 114530 insts, mean move: 2.92 um, max move: 46.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1519): (630.00, 71.20) --> (654.60, 92.80)
	Runtime: CPU: 0:00:23.4 REAL: 0:00:23.0 MEM: 2249.2MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.204e+06 (5.588e+05 6.456e+05) (ext = 3.443e+04)
Runtime: CPU: 0:00:23.5 REAL: 0:00:23.0 MEM: 2249.2MB
*** Finished refinePlace (1:47:07 mem=2249.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2249.2M)


Density : 0.9929
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.6 real=0:00:25.0 mem=2249.2M) ***
** GigaOpt Optimizer WNS Slack -0.947 TNS Slack -1667.331 Density 99.29
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 220 constrained nets 
Layer 7 has 751 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:51.4 real=0:00:51.0 mem=2249.2M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 220 nets with fixed/cover wires excluded.
Info: 220 clock nets excluded from IPO operation.
*info: 220 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
*info: 220 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.947 TNS Slack -1667.331 Density 99.29
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.947|   -0.947|-1666.079|-1667.331|    99.29%|   0:00:00.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.935|   -0.935|-1663.307|-1664.559|    99.29%|   0:00:02.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.933|   -0.933|-1663.019|-1664.271|    99.29%|   0:00:01.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.929|   -0.929|-1662.331|-1663.583|    99.29%|   0:00:00.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.924|   -0.924|-1661.501|-1662.754|    99.29%|   0:00:01.0| 2128.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.924|   -0.924|-1661.271|-1662.523|    99.29%|   0:00:02.0| 2129.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.917|   -0.917|-1659.966|-1661.218|    99.29%|   0:00:00.0| 2129.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.913|   -0.913|-1659.282|-1660.534|    99.29%|   0:00:03.0| 2129.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.913|   -0.913|-1659.205|-1660.457|    99.28%|   0:00:09.0| 2131.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.913|   -0.913|-1658.818|-1660.070|    99.28%|   0:00:01.0| 2131.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
|  -0.912|   -0.912|-1658.334|-1659.587|    99.28%|   0:00:03.0| 2131.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.912|   -0.912|-1658.299|-1659.551|    99.28%|   0:00:01.0| 2131.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.911|   -0.911|-1657.326|-1658.578|    99.28%|   0:00:01.0| 2131.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.911|   -0.911|-1657.228|-1658.480|    99.28%|   0:00:01.0| 2131.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.911|   -0.911|-1656.687|-1657.939|    99.28%|   0:00:01.0| 2131.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -29.190 } { -0.029 } { 2512 } { 19592 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 40 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.785|   -0.785|-1358.458|-1374.789|    99.28%|   0:00:35.0| 2180.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.778|   -0.778|-1357.313|-1373.644|    99.28%|   0:00:00.0| 2180.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.775|   -0.775|-1356.462|-1372.793|    99.28%|   0:00:02.0| 2180.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.771|   -0.771|-1355.382|-1371.713|    99.28%|   0:00:02.0| 2180.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.771|   -0.771|-1355.125|-1371.456|    99.28%|   0:00:03.0| 2180.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.771|   -0.771|-1355.066|-1371.397|    99.28%|   0:00:00.0| 2180.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 45 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.489|   -0.503|-1268.878|-1334.327|    99.28%|   0:00:15.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.487|   -0.503|-1268.189|-1333.638|    99.28%|   0:00:00.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.486|   -0.503|-1266.739|-1332.189|    99.28%|   0:00:01.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.484|   -0.503|-1266.307|-1331.757|    99.28%|   0:00:01.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.481|   -0.503|-1265.703|-1331.152|    99.28%|   0:00:02.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.480|   -0.503|-1265.009|-1330.458|    99.27%|   0:00:01.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.480|   -0.503|-1264.099|-1329.548|    99.27%|   0:00:02.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.480|   -0.503|-1264.091|-1329.540|    99.27%|   0:00:00.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.480|   -0.503|-1264.091|-1329.540|    99.27%|   0:00:00.0| 2225.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:30 real=0:01:30 mem=2225.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.503|   -0.503| -65.449|-1329.540|    99.27%|   0:00:01.0| 2225.3M|   WC_VIEW|  default| out[43]                                            |
|  -0.472|   -0.480| -65.415|-1329.506|    99.27%|   0:00:00.0| 2225.3M|   WC_VIEW|  default| out[136]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2225.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:30 real=0:01:31 mem=2225.3M) ***
** GigaOpt Optimizer WNS Slack -0.480 TNS Slack -1329.506 Density 99.27
*** Starting refinePlace (1:48:46 mem=2241.3M) ***
Total net bbox length = 1.213e+06 (5.610e+05 6.516e+05) (ext = 3.443e+04)
Density distribution unevenness ratio = 1.806%
Density distribution unevenness ratio = 2.574%
Move report: Timing Driven Placement moves 110632 insts, mean move: 2.15 um, max move: 54.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_14725_0): (659.80, 233.20) --> (660.00, 287.20)
	Runtime: CPU: 0:00:23.8 REAL: 0:00:24.0 MEM: 2336.2MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.188e+06 (5.516e+05 6.364e+05) (ext = 3.468e+04)
Runtime: CPU: 0:00:23.9 REAL: 0:00:24.0 MEM: 2336.2MB
*** Finished refinePlace (1:49:10 mem=2336.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2336.2M)


Density : 0.9940
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:26.8 real=0:00:26.0 mem=2336.2M) ***
** GigaOpt Optimizer WNS Slack -0.507 TNS Slack -1344.962 Density 99.40
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.507|   -0.507|-1279.534|-1344.962|    99.40%|   0:00:01.0| 2336.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.504|   -0.504|-1278.636|-1344.065|    99.40%|   0:00:02.0| 2336.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.502|   -0.502|-1277.930|-1343.358|    99.40%|   0:00:00.0| 2336.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.498|   -0.498|-1277.124|-1342.552|    99.40%|   0:00:00.0| 2336.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.498|   -0.498|-1277.038|-1342.466|    99.40%|   0:00:01.0| 2336.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
|  -0.497|   -0.497|-1276.788|-1342.217|    99.40%|   0:00:00.0| 2336.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 27 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.463|   -0.695|-1228.909|-1310.154|    99.40%|   0:00:17.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
|  -0.463|   -0.695|-1227.676|-1308.921|    99.39%|   0:00:02.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
|  -0.461|   -0.695|-1227.403|-1308.648|    99.39%|   0:00:04.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
|  -0.461|   -0.695|-1227.346|-1308.591|    99.39%|   0:00:01.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
|  -0.461|   -0.695|-1227.329|-1308.574|    99.39%|   0:00:00.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 20 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.451|   -0.833|-1192.329|-1284.474|    99.39%|   0:00:17.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.451|   -0.833|-1189.791|-1281.936|    99.39%|   0:00:11.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.451|   -0.833|-1189.455|-1281.600|    99.37%|   0:00:13.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.451|   -0.833|-1189.536|-1281.681|    99.37%|   0:00:04.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.451|   -0.833|-1189.536|-1281.681|    99.37%|   0:00:00.0| 2267.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:13 real=0:01:13 mem=2267.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.833|   -0.833| -92.145|-1281.681|    99.37%|   0:00:00.0| 2267.9M|   WC_VIEW|  default| out[14]                                            |
|  -0.831|   -0.831| -92.140|-1281.675|    99.37%|   0:00:00.0| 2267.9M|   WC_VIEW|  default| out[13]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2267.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:13 real=0:01:13 mem=2267.9M) ***
** GigaOpt Optimizer WNS Slack -0.831 TNS Slack -1281.675 Density 99.37
*** Starting refinePlace (1:50:27 mem=2267.9M) ***
Total net bbox length = 1.193e+06 (5.521e+05 6.410e+05) (ext = 3.467e+04)
Density distribution unevenness ratio = 2.574%
Density distribution unevenness ratio = 2.435%
Move report: Timing Driven Placement moves 105530 insts, mean move: 1.62 um, max move: 67.00 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC1087_q_temp_652_): (635.80, 359.20) --> (617.40, 407.80)
	Runtime: CPU: 0:00:18.4 REAL: 0:00:18.0 MEM: 2364.1MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.180e+06 (5.486e+05 6.316e+05) (ext = 3.482e+04)
Runtime: CPU: 0:00:18.4 REAL: 0:00:18.0 MEM: 2364.1MB
*** Finished refinePlace (1:50:46 mem=2364.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2364.1M)


Density : 0.9942
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:20.7 real=0:00:21.0 mem=2364.1M) ***
** GigaOpt Optimizer WNS Slack -0.831 TNS Slack -1273.881 Density 99.42
Recovering Place ECO bump
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.454|   -0.831|-1181.705|-1273.881|    99.42%|   0:00:00.0| 2364.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.445|   -0.831|-1177.443|-1269.619|    99.42%|   0:00:01.0| 2364.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.444|   -0.831|-1172.971|-1265.147|    99.42%|   0:00:03.0| 2364.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.444|   -0.831|-1167.799|-1259.975|    99.42%|   0:00:00.0| 2364.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.444|   -0.831|-1167.716|-1259.892|    99.42%|   0:00:01.0| 2364.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.444|   -0.831|-1167.716|-1259.892|    99.42%|   0:00:00.0| 2364.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.7 real=0:00:05.0 mem=2364.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.831|   -0.831| -92.176|-1259.892|    99.42%|   0:00:00.0| 2364.1M|   WC_VIEW|  default| out[13]                                            |
|  -0.831|   -0.831| -92.021|-1259.737|    99.42%|   0:00:00.0| 2364.1M|   WC_VIEW|  default| out[13]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2364.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.1 real=0:00:05.0 mem=2364.1M) ***
*** Starting refinePlace (1:50:54 mem=2364.1M) ***
Total net bbox length = 1.185e+06 (5.486e+05 6.361e+05) (ext = 3.481e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.185e+06 (5.486e+05 6.361e+05) (ext = 3.481e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2364.1MB
*** Finished refinePlace (1:50:55 mem=2364.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2364.1M)


Density : 0.9942
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=2364.1M) ***
** GigaOpt Optimizer WNS Slack -0.831 TNS Slack -1260.347 Density 99.42
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 352 constrained nets 
Layer 7 has 717 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:42 real=0:03:41 mem=2364.1M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.
*info: 352 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
*info: 220 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.831 TNS Slack -1260.347 Density 99.42
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.445|   -0.831|-1168.322|-1260.347|    99.42%|   0:00:00.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.441|   -0.831|-1189.753|-1281.778|    99.40%|   0:00:27.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -0.441|   -0.831|-1185.051|-1277.076|    99.39%|   0:00:11.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_7_/E                              |
|  -0.441|   -0.831|-1184.595|-1276.620|    99.37%|   0:00:16.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.441|   -0.831|-1180.216|-1272.241|    99.37%|   0:00:08.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_93_/E                             |
|  -0.441|   -0.831|-1167.735|-1259.760|    99.37%|   0:00:01.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_93_/E                             |
|  -0.441|   -0.831|-1159.284|-1251.309|    99.37%|   0:00:02.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.441|   -0.831|-1157.992|-1250.017|    99.37%|   0:00:00.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.441|   -0.831|-1157.268|-1249.293|    99.37%|   0:00:01.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.441|   -0.831|-1155.816|-1247.841|    99.37%|   0:00:03.0| 2277.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_107_/D                          |
|  -0.441|   -0.831|-1155.575|-1247.600|    99.36%|   0:00:07.0| 2277.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_51_/E                             |
|  -0.441|   -0.831|-1155.559|-1247.584|    99.36%|   0:00:00.0| 2277.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_51_/E                             |
|  -0.441|   -0.831|-1155.426|-1247.451|    99.36%|   0:00:01.0| 2277.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_51_/E                             |
|  -0.441|   -0.831|-1153.873|-1245.899|    99.36%|   0:00:05.0| 2258.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_80_/D                           |
|  -0.441|   -0.831|-1151.276|-1243.301|    99.34%|   0:00:05.0| 2277.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_94_/E                             |
|  -0.441|   -0.831|-1147.189|-1239.214|    99.34%|   0:00:05.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_124_/E                            |
|  -0.441|   -0.831|-1146.982|-1239.007|    99.34%|   0:00:05.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_62_/E                             |
|  -0.441|   -0.831|-1144.636|-1236.661|    99.34%|   0:00:06.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.441|   -0.831|-1139.595|-1231.620|    99.34%|   0:00:03.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
|  -0.441|   -0.831|-1139.564|-1231.589|    99.34%|   0:00:03.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_13_/D                                      |
|  -0.441|   -0.831|-1133.375|-1225.401|    99.34%|   0:00:02.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_18_/D                             |
|  -0.441|   -0.831|-1133.299|-1225.324|    99.34%|   0:00:04.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.441|   -0.831|-1133.269|-1225.294|    99.34%|   0:00:00.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.441|   -0.831|-1133.181|-1225.206|    99.34%|   0:00:03.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_9_/D                            |
|  -0.441|   -0.831|-1132.982|-1225.007|    99.34%|   0:00:02.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.441|   -0.831|-1132.974|-1225.000|    99.34%|   0:00:01.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.441|   -0.831|-1132.963|-1224.988|    99.34%|   0:00:01.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.441|   -0.831|-1132.906|-1224.931|    99.34%|   0:00:02.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
|  -0.441|   -0.831|-1132.396|-1224.421|    99.34%|   0:00:03.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_94_/D                           |
|  -0.441|   -0.831|-1132.305|-1224.330|    99.34%|   0:00:02.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.441|   -0.831|-1130.222|-1222.248|    99.34%|   0:00:00.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -0.441|   -0.831|-1130.089|-1222.114|    99.34%|   0:00:09.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_109_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.441|   -0.831|-1129.619|-1221.644|    99.34%|   0:00:00.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_109_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.441|   -0.831|-1129.230|-1221.255|    99.34%|   0:00:03.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.441|   -0.831|-1128.953|-1220.978|    99.34%|   0:00:01.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.441|   -0.831|-1128.864|-1220.889|    99.34%|   0:00:00.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -0.441|   -0.831|-1128.585|-1220.610|    99.34%|   0:00:03.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.441|   -0.831|-1128.240|-1220.266|    99.34%|   0:00:01.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.441|   -0.831|-1128.097|-1220.122|    99.34%|   0:00:04.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.441|   -0.831|-1127.691|-1219.716|    99.34%|   0:00:06.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.441|   -0.831|-1127.615|-1219.640|    99.34%|   0:00:01.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.441|   -0.831|-1126.812|-1218.837|    99.34%|   0:00:02.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.441|   -0.831|-1126.431|-1218.456|    99.34%|   0:00:03.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -0.441|   -0.831|-1126.407|-1218.432|    99.34%|   0:00:05.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -0.441|   -0.831|-1126.349|-1218.374|    99.34%|   0:00:01.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory8_reg_40_/D  |
|  -0.441|   -0.831|-1126.349|-1218.374|    99.34%|   0:00:04.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory9_reg_98_/D  |
|  -0.441|   -0.831|-1126.349|-1218.374|    99.34%|   0:00:02.0| 2296.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:54 real=0:02:54 mem=2296.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:54 real=0:02:54 mem=2296.3M) ***
** GigaOpt Optimizer WNS Slack -0.831 TNS Slack -1218.374 Density 99.34
*** Starting refinePlace (1:53:57 mem=2312.3M) ***
Total net bbox length = 1.185e+06 (5.485e+05 6.361e+05) (ext = 3.481e+04)
Density distribution unevenness ratio = 2.458%
Density distribution unevenness ratio = 2.420%
Move report: Timing Driven Placement moves 93503 insts, mean move: 1.10 um, max move: 30.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U279): (423.40, 335.80) --> (420.00, 308.80)
	Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 2368.4MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.178e+06 (5.477e+05 6.306e+05) (ext = 3.489e+04)
Runtime: CPU: 0:00:16.3 REAL: 0:00:16.0 MEM: 2368.4MB
*** Finished refinePlace (1:54:13 mem=2368.4M) ***
Finished re-routing un-routed nets (0:00:00.1 2368.4M)


Density : 0.9934
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.4 real=0:00:18.0 mem=2368.4M) ***
** GigaOpt Optimizer WNS Slack -0.831 TNS Slack -1221.483 Density 99.34
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 352 constrained nets 
Layer 7 has 699 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:14 real=0:03:14 mem=2368.4M) ***

End: GigaOpt Optimization in TNS mode
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=39592 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 220  numPreroutedWires = 36351
[NR-eagl] Read numTotalNets=61762  numIgnoredNets=220
[NR-eagl] There are 131 clock nets ( 131 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 61384 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] Rule id 1. Nets 131 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 699 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.17% V. EstWL: 1.274202e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 131 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.13% V. EstWL: 1.823400e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 60685 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.17% V. EstWL: 1.178185e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 1.600000e+01um, number of vias: 211320
[NR-eagl] Layer2(M2)(V) length: 3.293340e+05um, number of vias: 271296
[NR-eagl] Layer3(M3)(H) length: 4.332993e+05um, number of vias: 48225
[NR-eagl] Layer4(M4)(V) length: 2.143108e+05um, number of vias: 26601
[NR-eagl] Layer5(M5)(H) length: 1.688874e+05um, number of vias: 18688
[NR-eagl] Layer6(M6)(V) length: 1.259784e+05um, number of vias: 10958
[NR-eagl] Layer7(M7)(H) length: 5.803260e+04um, number of vias: 12175
[NR-eagl] Layer8(M8)(V) length: 7.842240e+04um, number of vias: 0
[NR-eagl] Total length: 1.408281e+06um, number of vias: 599263
[NR-eagl] End Peak syMemory usage = 2109.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 3.24 seconds
Extraction called for design 'fullchip' of instances=117623 and nets=61939 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2099.246M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=2190.68 CPU=0:00:07.0 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.8  real=0:00:10.0  mem= 2190.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.78 |          0|          0|          0|  99.34  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.78 |          0|          0|          0|  99.34  |   0:00:00.0|    2267.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 352 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=2267.0M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.489 -> -0.540 (bump = 0.051)
Begin: GigaOpt postEco optimization
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.
*info: 352 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
*info: 220 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.784 TNS Slack -1215.209 Density 99.34
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.513|   -0.784|-1130.456|-1215.209|    99.34%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.487|   -0.784|-1127.815|-1212.568|    99.34%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.477|   -0.784|-1127.946|-1212.699|    99.34%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.473|   -0.784|-1127.542|-1212.295|    99.34%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.473|   -0.784|-1127.534|-1212.287|    99.34%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.473|   -0.784|-1127.541|-1212.294|    99.34%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=2282.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.784|   -0.784| -84.753|-1212.294|    99.34%|   0:00:00.0| 2282.3M|   WC_VIEW|  default| out[13]                                            |
|  -0.781|   -0.781| -84.719|-1212.261|    99.34%|   0:00:00.0| 2282.3M|   WC_VIEW|  default| out[17]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2282.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.4 real=0:00:03.0 mem=2282.3M) ***
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1212.261 Density 99.34
*** Starting refinePlace (1:54:50 mem=2282.3M) ***
Total net bbox length = 1.183e+06 (5.477e+05 6.354e+05) (ext = 3.488e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.183e+06 (5.477e+05 6.354e+05) (ext = 3.488e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2282.3MB
*** Finished refinePlace (1:54:50 mem=2282.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2282.3M)


Density : 0.9934
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2282.3M) ***
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1212.261 Density 99.34
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 352 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.0 real=0:00:04.0 mem=2282.3M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.489 -> -0.503 (bump = 0.014)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -1221.383 -> -1212.161
Begin: GigaOpt TNS recovery
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.
*info: 352 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
*info: 220 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1212.261 Density 99.34
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.473|   -0.781|-1127.541|-1212.261|    99.34%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.473|   -0.781|-1126.687|-1211.406|    99.34%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.473|   -0.781|-1124.840|-1209.559|    99.34%|   0:00:02.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.473|   -0.781|-1124.322|-1209.041|    99.34%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.473|   -0.781|-1123.806|-1208.526|    99.34%|   0:00:02.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.473|   -0.781|-1123.533|-1208.253|    99.34%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.473|   -0.781|-1122.539|-1207.258|    99.34%|   0:00:02.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.473|   -0.781|-1117.146|-1201.866|    99.35%|   0:00:02.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.473|   -0.781|-1113.872|-1198.592|    99.35%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.473|   -0.781|-1112.952|-1197.672|    99.35%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.473|   -0.781|-1110.308|-1195.027|    99.35%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.473|   -0.781|-1110.256|-1194.976|    99.35%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.473|   -0.781|-1110.231|-1194.950|    99.35%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.473|   -0.781|-1104.338|-1189.057|    99.35%|   0:00:02.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/D                           |
|  -0.473|   -0.781|-1097.365|-1182.084|    99.35%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/D                           |
|  -0.473|   -0.781|-1097.362|-1182.082|    99.35%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/D                           |
|  -0.473|   -0.781|-1097.233|-1181.953|    99.35%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_81_/D                           |
|  -0.473|   -0.781|-1086.627|-1171.346|    99.36%|   0:00:02.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.473|   -0.781|-1086.481|-1171.201|    99.36%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.473|   -0.781|-1086.455|-1171.175|    99.36%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.473|   -0.781|-1083.003|-1167.723|    99.36%|   0:00:02.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_112_/D                          |
|  -0.473|   -0.781|-1079.729|-1164.448|    99.36%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.473|   -0.781|-1079.655|-1164.374|    99.36%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.473|   -0.781|-1069.608|-1154.328|    99.36%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_71_/E                             |
|  -0.473|   -0.781|-1066.909|-1151.628|    99.36%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_71_/E                             |
|  -0.473|   -0.781|-1062.638|-1147.357|    99.37%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_104_/D                          |
|  -0.473|   -0.781|-1062.374|-1147.093|    99.37%|   0:00:02.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_58_/D                           |
|  -0.473|   -0.781|-1061.804|-1146.523|    99.37%|   0:00:01.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.473|   -0.781|-1055.669|-1140.388|    99.37%|   0:00:02.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_78_/E                             |
|  -0.473|   -0.781|-1055.520|-1140.239|    99.37%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_78_/E                             |
|  -0.473|   -0.781|-1055.287|-1140.006|    99.37%|   0:00:00.0| 2282.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_78_/E                             |
|  -0.473|   -0.781|-1051.683|-1136.402|    99.38%|   0:00:04.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_122_/D                          |
|  -0.473|   -0.781|-1051.659|-1136.378|    99.38%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_122_/D                          |
|  -0.473|   -0.781|-1051.409|-1136.129|    99.38%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_122_/D                          |
|  -0.473|   -0.781|-1051.238|-1135.957|    99.38%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.473|   -0.781|-1049.994|-1134.714|    99.38%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_104_/E                            |
|  -0.473|   -0.781|-1049.832|-1134.551|    99.38%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_104_/E                            |
|  -0.473|   -0.781|-1048.434|-1133.154|    99.39%|   0:00:03.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.473|   -0.781|-1048.274|-1132.993|    99.39%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -0.473|   -0.781|-1043.596|-1128.315|    99.39%|   0:00:02.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_64_/E                             |
|  -0.473|   -0.781|-1043.557|-1128.277|    99.39%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_64_/E                             |
|  -0.473|   -0.781|-1042.858|-1127.577|    99.39%|   0:00:02.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_85_/D                           |
|  -0.473|   -0.781|-1042.516|-1127.235|    99.39%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_117_/D                          |
|  -0.473|   -0.781|-1041.459|-1126.178|    99.40%|   0:00:02.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_68_/D                           |
|  -0.473|   -0.781|-1041.409|-1126.128|    99.40%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_68_/D                           |
|  -0.473|   -0.781|-1041.392|-1126.112|    99.40%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_68_/D                           |
|  -0.473|   -0.781|-1039.775|-1124.494|    99.40%|   0:00:03.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_113_/D                          |
|  -0.473|   -0.781|-1039.759|-1124.478|    99.40%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_113_/D                          |
|  -0.473|   -0.781|-1039.327|-1124.046|    99.40%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_99_/D                           |
|  -0.473|   -0.781|-1037.322|-1122.041|    99.41%|   0:00:03.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
|  -0.473|   -0.781|-1037.222|-1121.941|    99.41%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
|  -0.473|   -0.781|-1035.194|-1119.913|    99.41%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_49_/D                           |
|  -0.473|   -0.781|-1033.898|-1118.618|    99.41%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_64_/D                           |
|  -0.473|   -0.781|-1032.358|-1117.078|    99.41%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_83_/D                           |
|  -0.473|   -0.781|-1031.934|-1116.654|    99.41%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_83_/D                           |
|  -0.473|   -0.781|-1030.730|-1115.449|    99.42%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_59_/D                           |
|  -0.473|   -0.781|-1030.633|-1115.352|    99.42%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_59_/D                           |
|  -0.473|   -0.781|-1029.115|-1113.834|    99.42%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.473|   -0.781|-1028.632|-1113.351|    99.42%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.473|   -0.781|-1027.775|-1112.494|    99.42%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory10_reg_103_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.473|   -0.781|-1027.603|-1112.322|    99.42%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory10_reg_103_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.473|   -0.781|-1027.219|-1111.939|    99.42%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory12_reg_112_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.473|   -0.781|-1027.012|-1111.731|    99.42%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.473|   -0.781|-1026.829|-1111.548|    99.42%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.473|   -0.781|-1026.819|-1111.538|    99.42%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.473|   -0.781|-1025.954|-1110.673|    99.42%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.473|   -0.781|-1025.849|-1110.568|    99.42%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory8_reg_101_/D |
|  -0.473|   -0.781|-1025.752|-1110.472|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory8_reg_101_/D |
|  -0.473|   -0.781|-1025.114|-1109.833|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
|  -0.473|   -0.781|-1024.919|-1109.638|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
|  -0.473|   -0.781|-1024.620|-1109.339|    99.43%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_136_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.473|   -0.781|-1024.564|-1109.284|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_136_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.473|   -0.781|-1024.463|-1109.183|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_136_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.473|   -0.781|-1023.983|-1108.702|    99.43%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.473|   -0.781|-1023.807|-1108.526|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.473|   -0.781|-1023.707|-1108.426|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_109_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.473|   -0.781|-1023.702|-1108.422|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_109_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.473|   -0.781|-1023.702|-1108.421|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_109_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.473|   -0.781|-1023.702|-1108.421|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:02 real=0:01:02 mem=2301.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.781|   -0.781| -84.719|-1108.421|    99.43%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[17]                                            |
|  -0.781|   -0.781| -84.094|-1107.796|    99.43%|   0:00:01.0| 2301.3M|   WC_VIEW|  default| out[13]                                            |
|  -0.781|   -0.781| -83.963|-1107.665|    99.44%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[35]                                            |
|  -0.781|   -0.781| -83.850|-1107.552|    99.44%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[26]                                            |
|  -0.781|   -0.781| -82.738|-1106.440|    99.44%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[43]                                            |
|  -0.781|   -0.781| -82.721|-1106.423|    99.44%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[136]                                           |
|  -0.781|   -0.781| -82.332|-1106.035|    99.44%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[78]                                            |
|  -0.781|   -0.781| -81.985|-1105.688|    99.44%|   0:00:01.0| 2301.3M|   WC_VIEW|  default| out[132]                                           |
|  -0.781|   -0.781| -81.787|-1105.490|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[137]                                           |
|  -0.781|   -0.781| -81.088|-1104.790|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[46]                                            |
|  -0.781|   -0.781| -80.174|-1103.876|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[58]                                            |
|  -0.781|   -0.781| -80.146|-1103.848|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[58]                                            |
|  -0.781|   -0.781| -79.956|-1103.658|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[70]                                            |
|  -0.781|   -0.781| -79.659|-1103.361|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[53]                                            |
|  -0.781|   -0.781| -79.659|-1103.361|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[17]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=2301.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:05 mem=2301.3M) ***
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1103.361 Density 99.45
*** Starting refinePlace (1:56:02 mem=2301.3M) ***
Total net bbox length = 1.184e+06 (5.479e+05 6.358e+05) (ext = 3.488e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.184e+06 (5.479e+05 6.358e+05) (ext = 3.488e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2301.3MB
*** Finished refinePlace (1:56:02 mem=2301.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2301.3M)


Density : 0.9945
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=2301.3M) ***
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1102.699 Density 99.45
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 352 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:07 real=0:01:07 mem=2301.3M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.086%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.
*info: 352 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
*info: 220 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1102.699 Density 99.45
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.473|   -0.781|-1023.040|-1102.699|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -0.473|   -0.781|-1023.040|-1102.699|    99.45%|   0:00:03.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.473|   -0.781|-1023.040|-1102.699|    99.45%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.473|   -0.781|-1023.040|-1102.699|    99.45%|   0:00:01.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_121_/D                          |
|  -0.473|   -0.781|-1022.877|-1102.536|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.473|   -0.781|-1022.877|-1102.536|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:05.0 mem=2301.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.781|   -0.781| -79.659|-1102.536|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[17]                                            |
|  -0.781|   -0.781| -79.659|-1102.536|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[136]                                           |
|  -0.781|   -0.781| -79.659|-1102.536|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[129]                                           |
|  -0.781|   -0.781| -79.659|-1102.536|    99.45%|   0:00:00.0| 2301.3M|   WC_VIEW|  default| out[17]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2301.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.1 real=0:00:06.0 mem=2301.3M) ***
** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1102.536 Density 99.45
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 352 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.8 real=0:00:07.0 mem=2301.3M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:10:17, real = 0:10:13, mem = 2118.4M, totSessionCpu=1:56:14 **
** Profile ** Start :  cpu=0:00:00.0, mem=2118.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2118.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2126.4M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2126.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.781  | -0.473  | -0.781  |
|           TNS (ns):| -1102.5 | -1022.9 | -79.659 |
|    Violating Paths:|  4322   |  4162   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.690%
       (99.454% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2126.4M
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1785.69MB/1785.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1785.69MB/1785.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1785.69MB/1785.69MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT)
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT): 10%
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT): 20%
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT): 30%
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT): 40%
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT): 50%
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT): 60%
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT): 70%
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT): 80%
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT): 90%

Finished Levelizing
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT)

Starting Activity Propagation
2025-Mar-03 14:52:55 (2025-Mar-03 22:52:55 GMT)
2025-Mar-03 14:52:56 (2025-Mar-03 22:52:56 GMT): 10%
2025-Mar-03 14:52:56 (2025-Mar-03 22:52:56 GMT): 20%

Finished Activity Propagation
2025-Mar-03 14:52:58 (2025-Mar-03 22:52:58 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total)=1795.46MB/1795.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 14:52:58 (2025-Mar-03 22:52:58 GMT)
 ... Calculating switching power
2025-Mar-03 14:52:58 (2025-Mar-03 22:52:58 GMT): 10%
2025-Mar-03 14:52:58 (2025-Mar-03 22:52:58 GMT): 20%
2025-Mar-03 14:52:58 (2025-Mar-03 22:52:58 GMT): 30%
2025-Mar-03 14:52:58 (2025-Mar-03 22:52:58 GMT): 40%
2025-Mar-03 14:52:58 (2025-Mar-03 22:52:58 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 14:53:00 (2025-Mar-03 22:53:00 GMT): 60%
2025-Mar-03 14:53:01 (2025-Mar-03 22:53:01 GMT): 70%
2025-Mar-03 14:53:03 (2025-Mar-03 22:53:03 GMT): 80%
2025-Mar-03 14:53:04 (2025-Mar-03 22:53:04 GMT): 90%

Finished Calculating power
2025-Mar-03 14:53:04 (2025-Mar-03 22:53:04 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1795.46MB/1795.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1795.46MB/1795.46MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:11, mem(process/total)=1795.46MB/1795.46MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 14:53:04 (2025-Mar-03 22:53:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      180.57275645 	   65.5616%
Total Switching Power:      91.10500549 	   33.0780%
Total Leakage Power:         3.74679123 	    1.3604%
Total Power:               275.42455312
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                           100       6.465       0.759       107.3       38.95
Macro                                  0           0      0.8726      0.8726      0.3168
IO                                     0           0   1.824e-05   1.824e-05   6.623e-06
Combinational                      72.66       65.67       2.062       140.4       50.97
Clock (Combinational)              7.862       18.97     0.05277       26.88       9.761
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              180.6       91.11       3.747       275.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      180.6       91.11       3.747       275.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.862       18.97     0.05277       26.88       9.761
-----------------------------------------------------------------------------------------
Total                              7.862       18.97     0.05277       26.88       9.761
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_38 (CKBD16): 	    0.1605
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U604 (FA1D4): 	 0.0002646
* 		Total Cap: 	4.86119e-10 F
* 		Total instances in design: 117622
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 59952
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1805.77MB/1805.77MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.781  TNS Slack -1102.536 Density 99.45
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.45%|        -|  -0.781|-1102.536|   0:00:00.0| 2275.2M|
|    99.45%|        0|  -0.781|-1102.536|   0:00:03.0| 2275.2M|
|    99.45%|        0|  -0.781|-1102.536|   0:00:25.0| 2275.2M|
|    99.41%|      114|  -0.781|-1102.385|   0:00:43.0| 2269.1M|
|    99.41%|        8|  -0.781|-1102.385|   0:00:02.0| 2269.1M|
|    99.41%|        1|  -0.781|-1102.385|   0:00:00.0| 2269.1M|
|    99.41%|        1|  -0.781|-1102.385|   0:00:01.0| 2269.1M|
|    99.41%|        1|  -0.781|-1102.385|   0:00:00.0| 2269.1M|
|    98.97%|     4249|  -0.781|-1101.870|   0:00:34.0| 2280.7M|
|    98.97%|       66|  -0.781|-1101.959|   0:00:02.0| 2280.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.781  TNS Slack -1101.959 Density 98.97
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 352 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:53) (real = 0:01:53) **
Executing incremental physical updates
*** Starting refinePlace (1:58:23 mem=2246.3M) ***
Total net bbox length = 1.184e+06 (5.479e+05 6.359e+05) (ext = 3.488e+04)
Density distribution unevenness ratio = 2.445%
Density distribution unevenness ratio = 1.954%
Move report: Timing Driven Placement moves 94118 insts, mean move: 1.12 um, max move: 28.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7903_0): (439.00, 317.80) --> (430.60, 298.00)
	Runtime: CPU: 0:00:18.0 REAL: 0:00:18.0 MEM: 2246.3MB
Density distribution unevenness ratio = 1.960%
Move report: Detail placement moves 110821 insts, mean move: 3.50 um, max move: 81.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC1600_key_q_63_): (610.00, 263.80) --> (618.00, 190.00)
	Runtime: CPU: 0:00:06.2 REAL: 0:00:06.0 MEM: 2243.3MB
Summary Report:
Instances move: 55802 (out of 57294 movable)
Mean displacement: 3.70 um
Max displacement: 82.60 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC1600_key_q_63_) (609.2, 263.8) -> (618, 190)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 1.310e+06 (6.232e+05 6.864e+05) (ext = 3.451e+04)
Runtime: CPU: 0:00:24.3 REAL: 0:00:24.0 MEM: 2243.3MB
*** Finished refinePlace (1:58:48 mem=2243.3M) ***
Checking setup slack degradation ...
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.781|   -0.781|-1101.959|-1101.959|    98.97%|   0:00:00.0| 2296.8M|   WC_VIEW|  default| out[17]                                            |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2296.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2296.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 352 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2000.25MB/2000.25MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2000.25MB/2000.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2000.25MB/2000.25MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 14:55:33 (2025-Mar-03 22:55:33 GMT)
2025-Mar-03 14:55:33 (2025-Mar-03 22:55:33 GMT): 10%
2025-Mar-03 14:55:33 (2025-Mar-03 22:55:33 GMT): 20%
2025-Mar-03 14:55:34 (2025-Mar-03 22:55:34 GMT): 30%
2025-Mar-03 14:55:34 (2025-Mar-03 22:55:34 GMT): 40%
2025-Mar-03 14:55:34 (2025-Mar-03 22:55:34 GMT): 50%
2025-Mar-03 14:55:34 (2025-Mar-03 22:55:34 GMT): 60%
2025-Mar-03 14:55:34 (2025-Mar-03 22:55:34 GMT): 70%
2025-Mar-03 14:55:34 (2025-Mar-03 22:55:34 GMT): 80%
2025-Mar-03 14:55:34 (2025-Mar-03 22:55:34 GMT): 90%

Finished Levelizing
2025-Mar-03 14:55:34 (2025-Mar-03 22:55:34 GMT)

Starting Activity Propagation
2025-Mar-03 14:55:34 (2025-Mar-03 22:55:34 GMT)
2025-Mar-03 14:55:35 (2025-Mar-03 22:55:35 GMT): 10%
2025-Mar-03 14:55:35 (2025-Mar-03 22:55:35 GMT): 20%

Finished Activity Propagation
2025-Mar-03 14:55:36 (2025-Mar-03 22:55:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:03, mem(process/total)=2000.25MB/2000.25MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 14:55:36 (2025-Mar-03 22:55:36 GMT)
 ... Calculating switching power
2025-Mar-03 14:55:36 (2025-Mar-03 22:55:36 GMT): 10%
2025-Mar-03 14:55:37 (2025-Mar-03 22:55:37 GMT): 20%
2025-Mar-03 14:55:37 (2025-Mar-03 22:55:37 GMT): 30%
2025-Mar-03 14:55:37 (2025-Mar-03 22:55:37 GMT): 40%
2025-Mar-03 14:55:37 (2025-Mar-03 22:55:37 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 14:55:38 (2025-Mar-03 22:55:38 GMT): 60%
2025-Mar-03 14:55:40 (2025-Mar-03 22:55:40 GMT): 70%
2025-Mar-03 14:55:41 (2025-Mar-03 22:55:41 GMT): 80%
2025-Mar-03 14:55:42 (2025-Mar-03 22:55:42 GMT): 90%

Finished Calculating power
2025-Mar-03 14:55:43 (2025-Mar-03 22:55:43 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=2000.25MB/2000.25MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2000.25MB/2000.25MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:10, mem(process/total)=2000.25MB/2000.25MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 14:55:43 (2025-Mar-03 22:55:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      179.76547051 	   65.6205%
Total Switching Power:      90.50405416 	   33.0370%
Total Leakage Power:         3.67773348 	    1.3425%
Total Power:               273.94725801
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         100.2       6.437      0.7588       107.4       39.19
Macro                                  0           0      0.8726      0.8726      0.3185
IO                                     0           0   1.824e-05   1.824e-05   6.658e-06
Combinational                      71.74        65.1       1.994       138.8       50.68
Clock (Combinational)              7.862       18.97     0.05277       26.88       9.813
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              179.8        90.5       3.678       273.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      179.8        90.5       3.678       273.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.862       18.97     0.05277       26.88       9.813
-----------------------------------------------------------------------------------------
Total                              7.862       18.97     0.05277       26.88       9.813
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_38 (CKBD16): 	    0.1605
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U604 (FA1D4): 	 0.0002646
* 		Total Cap: 	4.81149e-10 F
* 		Total instances in design: 117464
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 59952
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2000.25MB/2000.25MB)

*** Finished Leakage Power Optimization (cpu=0:02:37, real=0:02:37, mem=2120.34M, totSessionCpu=1:59:07).
Extraction called for design 'fullchip' of instances=117464 and nets=61780 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2099.121M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=2196.64 CPU=0:00:07.2 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 2196.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1854.88MB/1854.88MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1855.39MB/1855.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1855.39MB/1855.39MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-03 14:55:57 (2025-Mar-03 22:55:57 GMT)
2025-Mar-03 14:55:58 (2025-Mar-03 22:55:58 GMT): 10%
2025-Mar-03 14:55:58 (2025-Mar-03 22:55:58 GMT): 20%

Finished Activity Propagation
2025-Mar-03 14:56:00 (2025-Mar-03 22:56:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1856.90MB/1856.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 14:56:00 (2025-Mar-03 22:56:00 GMT)
 ... Calculating switching power
2025-Mar-03 14:56:00 (2025-Mar-03 22:56:00 GMT): 10%
2025-Mar-03 14:56:00 (2025-Mar-03 22:56:00 GMT): 20%
2025-Mar-03 14:56:00 (2025-Mar-03 22:56:00 GMT): 30%
2025-Mar-03 14:56:00 (2025-Mar-03 22:56:00 GMT): 40%
2025-Mar-03 14:56:00 (2025-Mar-03 22:56:00 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 14:56:02 (2025-Mar-03 22:56:02 GMT): 60%
2025-Mar-03 14:56:03 (2025-Mar-03 22:56:03 GMT): 70%
2025-Mar-03 14:56:05 (2025-Mar-03 22:56:05 GMT): 80%
2025-Mar-03 14:56:06 (2025-Mar-03 22:56:06 GMT): 90%

Finished Calculating power
2025-Mar-03 14:56:06 (2025-Mar-03 22:56:06 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1856.90MB/1856.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1856.90MB/1856.90MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=1856.90MB/1856.90MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 14:56:06 (2025-Mar-03 22:56:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      179.76522522 	   65.6204%
Total Switching Power:      90.50405416 	   33.0371%
Total Leakage Power:         3.67773348 	    1.3425%
Total Power:               273.94701270
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         100.2       6.437      0.7588       107.4       39.19
Macro                                  0           0      0.8726      0.8726      0.3185
IO                                     0           0   1.824e-05   1.824e-05   6.658e-06
Combinational                      71.74        65.1       1.994       138.8       50.68
Clock (Combinational)              7.862       18.97     0.05277       26.88       9.813
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              179.8        90.5       3.678       273.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      179.8        90.5       3.678       273.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.862       18.97     0.05277       26.88       9.813
-----------------------------------------------------------------------------------------
Total                              7.862       18.97     0.05277       26.88       9.813
-----------------------------------------------------------------------------------------
Total leakage power = 3.67773 mW
Cell usage statistics:  
Library tcbn65gpluswc , 117464 cells ( 100.000000%) , 3.67773 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total)=1858.30MB/1858.30MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:13:34, real = 0:13:30, mem = 2120.3M, totSessionCpu=1:59:31 **
** Profile ** Start :  cpu=0:00:00.0, mem=2120.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2120.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2130.3M
** Profile ** Total reports :  cpu=0:00:01.5, mem=2122.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2122.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.783  | -0.472  | -0.783  |
|           TNS (ns):| -1102.7 | -1022.8 | -79.922 |
|    Violating Paths:|  4322   |  4162   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.206%
       (98.970% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2122.3M
**optDesign ... cpu = 0:13:37, real = 0:13:33, mem = 2120.3M, totSessionCpu=1:59:35 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          12  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 21 warning(s), 12 error(s)

**ccopt_design ... cpu = 0:17:11, real = 0:17:06, mem = 2056.9M, totSessionCpu=1:59:35 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2063.0M, totSessionCpu=1:59:37 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2063.0M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:59:38 mem=2063.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.2 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:09.0 totSessionCpu=0:00:23.9 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:00:24.0 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
Done building hold timer [165602 node(s), 259342 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.2 real=0:00:17.0 totSessionCpu=0:00:29.2 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:19.6 real=0:00:20.0 totSessionCpu=1:59:58 mem=2063.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2063.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2071.0M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2090.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=2090.0M
** Profile ** DRVs :  cpu=0:00:00.7, mem=2090.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.783  | -0.472  | -0.783  |
|           TNS (ns):| -1102.7 | -1022.8 | -79.922 |
|    Violating Paths:|  4322   |  4162   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.302  | -0.203  | -0.302  |
|           TNS (ns):|-491.948 | -30.161 |-474.098 |
|    Violating Paths:|  7736   |   589   |  7382   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.206%
       (98.970% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 2099.3M, totSessionCpu=2:00:04 **
*info: Run optDesign holdfix with 1 thread.
Info: 220 nets with fixed/cover wires excluded.
Info: 352 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:27.4 real=0:00:27.0 totSessionCpu=2:00:06 mem=2321.3M density=98.970% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3018
      TNS :    -491.9473
      #VP :         7736
  Density :      98.970%
------------------------------------------------------------------------------------------
 cpu=0:00:28.5 real=0:00:29.0 totSessionCpu=2:00:07 mem=2321.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3018
      TNS :    -491.9473
      #VP :         7736
  Density :      98.970%
------------------------------------------------------------------------------------------
 cpu=0:00:29.0 real=0:00:29.0 totSessionCpu=2:00:07 mem=2321.3M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:29.4 real=0:00:30.0 totSessionCpu=2:00:08 mem=2321.3M density=98.970% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 9897 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:29.8 real=0:00:30.0 totSessionCpu=2:00:08 mem=2321.3M density=98.970%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 2116.9M, totSessionCpu=2:00:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=2116.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2116.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.0  real=0:00:08.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:00:40.8 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-9:0-7.-1, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:12.6, mem=2126.9M
** Profile ** Total reports :  cpu=0:00:01.5, mem=2118.9M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2118.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.783  | -0.472  | -0.783  |
|           TNS (ns):| -1102.7 | -1022.8 | -79.922 |
|    Violating Paths:|  4322   |  4162   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.302  | -0.203  | -0.302  |
|           TNS (ns):|-491.948 | -30.161 |-474.098 |
|    Violating Paths:|  7736   |   589   |  7382   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.206%
       (98.970% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2118.9M
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 2116.9M, totSessionCpu=2:00:24 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.13105 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:02.0 mem=2116.9M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.86 (MB), peak = 2002.43 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=2064.8M, init mem=2064.8M)
*info: Placed = 117464         (Fixed = 218)
*info: Unplaced = 0           
Placement Density:98.97%(451331/456030)
Finished checkPlace (cpu: total=0:00:00.6, vio checks=0:00:00.3; mem=2064.8M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (220) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2064.8M) ***
#Start route 352 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar  3 14:58:51 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_114_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 253.300 613.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 259.900 603.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_99_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 254.300 605.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_122_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 253.900 606.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 247.700 622.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 245.900 619.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_106_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 240.900 617.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 239.300 613.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_74_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 236.500 612.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 238.100 606.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_105_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 236.900 603.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_98_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 239.100 601.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 234.500 599.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_89_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 236.700 594.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_88_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 232.900 583.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 232.300 595.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_90_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 232.300 594.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 248.300 592.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 271.900 587.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_115_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 267.100 583.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_82 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_81 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_20 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_80 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_79 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_412 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_411 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_410 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_409 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_408 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_407 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/kmem_instance/CTS_32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_406 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_405 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_404 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61778 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1801.53 (MB), peak = 2002.43 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 506.675 324.290 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 503.475 340.110 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 499.475 342.290 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 504.475 354.510 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 505.875 332.910 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 500.075 331.490 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 502.075 350.910 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 501.075 345.890 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 490.075 353.090 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 498.275 325.710 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 506.075 336.510 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 500.275 343.710 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 500.475 353.090 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 501.075 335.090 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 488.875 354.510 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 506.075 327.890 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 495.675 349.490 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 495.275 347.310 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 517.075 361.710 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 518.275 358.110 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#211 routed nets are extracted.
#    211 (0.34%) extracted nets are partially routed.
#9 routed nets are imported.
#132 (0.21%) nets are without wires.
#61428 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61780.
#
#Number of eco nets is 211
#
#Start data preparation...
#
#Data preparation is done on Mon Mar  3 14:58:59 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar  3 14:59:00 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.24%
#  Metal 2        V        3394          84       53824     0.94%
#  Metal 3        H        3474           0       53824     0.10%
#  Metal 4        V        2464        1014       53824     5.11%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21416       4.23%  430592    12.55%
#
#  352 nets (0.57%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1812.29 (MB), peak = 2002.43 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.39 (MB), peak = 2002.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1823.88 (MB), peak = 2002.43 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.34 (MB), peak = 2002.43 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.78 (MB), peak = 2002.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 177 (skipped).
#Total number of nets with skipped attribute = 61251 (skipped).
#Total number of routable nets = 352.
#Total number of nets in the design = 61780.
#
#343 routable nets have only global wires.
#9 routable nets have only detail routed wires.
#61251 skipped nets have only detail routed wires.
#343 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                343               0  
#------------------------------------------------
#        Total                343               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                352                745           60506  
#-------------------------------------------------------------------
#        Total                352                745           60506  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 80815 um.
#Total half perimeter of net bounding box = 25134 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 1837 um.
#Total wire length on LAYER M3 = 46573 um.
#Total wire length on LAYER M4 = 32080 um.
#Total wire length on LAYER M5 = 321 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 35670
#Total number of multi-cut vias = 180 (  0.5%)
#Total number of single cut vias = 35490 ( 99.5%)
#Up-Via Summary (total 35670):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12266 ( 98.6%)       180 (  1.4%)      12446
#  Metal 2       11431 (100.0%)         0 (  0.0%)      11431
#  Metal 3       11587 (100.0%)         0 (  0.0%)      11587
#  Metal 4         206 (100.0%)         0 (  0.0%)        206
#-----------------------------------------------------------
#                35490 ( 99.5%)       180 (  0.5%)      35670 
#
#Total number of involved priority nets 343
#Maximum src to sink distance for priority net 559.2
#Average of max src_to_sink distance for priority net 73.9
#Average of ave src_to_sink distance for priority net 44.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1827.54 (MB), peak = 2002.43 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1816.36 (MB), peak = 2002.43 (MB)
#Start Track Assignment.
#Done with 4671 horizontal wires in 2 hboxes and 2199 vertical wires in 2 hboxes.
#Done with 123 horizontal wires in 2 hboxes and 35 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 84610 um.
#Total half perimeter of net bounding box = 25134 um.
#Total wire length on LAYER M1 = 3598 um.
#Total wire length on LAYER M2 = 1838 um.
#Total wire length on LAYER M3 = 46501 um.
#Total wire length on LAYER M4 = 32261 um.
#Total wire length on LAYER M5 = 412 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34671
#Total number of multi-cut vias = 180 (  0.5%)
#Total number of single cut vias = 34491 ( 99.5%)
#Up-Via Summary (total 34671):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11806 ( 98.5%)       180 (  1.5%)      11986
#  Metal 2       10960 (100.0%)         0 (  0.0%)      10960
#  Metal 3       11531 (100.0%)         0 (  0.0%)      11531
#  Metal 4         194 (100.0%)         0 (  0.0%)        194
#-----------------------------------------------------------
#                34491 ( 99.5%)       180 (  0.5%)      34671 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1838.75 (MB), peak = 2002.43 (MB)
#
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 45.77 (MB)
#Total memory = 1838.75 (MB)
#Peak memory = 2002.43 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.7% of the total area was rechecked for DRC, and 66.1% required routing.
#    number of violations = 0
#115064 out of 117464 instances need to be verified(marked ipoed).
#    number of violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            2        8       10
#	Totals        2        8       10
#cpu time = 00:01:56, elapsed time = 00:01:56, memory = 1873.27 (MB), peak = 2002.43 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.23 (MB), peak = 2002.43 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 71269 um.
#Total half perimeter of net bounding box = 25134 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 10380 um.
#Total wire length on LAYER M3 = 38244 um.
#Total wire length on LAYER M4 = 22640 um.
#Total wire length on LAYER M5 = 3 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30778
#Total number of multi-cut vias = 334 (  1.1%)
#Total number of single cut vias = 30444 ( 98.9%)
#Up-Via Summary (total 30778):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12193 ( 97.3%)       334 (  2.7%)      12527
#  Metal 2       11129 (100.0%)         0 (  0.0%)      11129
#  Metal 3        7120 (100.0%)         0 (  0.0%)       7120
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                30444 ( 98.9%)       334 (  1.1%)      30778 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:57
#Elapsed time = 00:01:57
#Increased memory = -9.53 (MB)
#Total memory = 1829.22 (MB)
#Peak memory = 2002.43 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:57
#Elapsed time = 00:01:57
#Increased memory = -9.53 (MB)
#Total memory = 1829.22 (MB)
#Peak memory = 2002.43 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:13
#Elapsed time = 00:02:13
#Increased memory = -16.81 (MB)
#Total memory = 1766.21 (MB)
#Peak memory = 2002.43 (MB)
#Number of warnings = 63
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 15:01:03 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Mar  3 15:01:03 2025
#
#Generating timing data, please wait...
#61603 total nets, 352 already routed, 352 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=2146.98 CPU=0:00:07.3 REAL=0:00:07.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1744.25 (MB), peak = 2002.43 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_13105.tif.gz ...
#Read in timing information for 331 ports, 57512 instances from timing file .timing_file_13105.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61778 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#737/61603 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1684.19 (MB), peak = 2002.43 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar  3 15:01:29 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar  3 15:01:30 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.24%
#  Metal 2        V        3394          84       53824     0.94%
#  Metal 3        H        3474           0       53824     0.10%
#  Metal 4        V        2464        1014       53824     5.11%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21416       4.23%  430592    12.55%
#
#  352 nets (0.57%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1693.40 (MB), peak = 2002.43 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1698.52 (MB), peak = 2002.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1733.23 (MB), peak = 2002.43 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1738.05 (MB), peak = 2002.43 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1789.98 (MB), peak = 2002.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 177 (skipped).
#Total number of routable nets = 61603.
#Total number of nets in the design = 61780.
#
#61251 routable nets have only global wires.
#352 routable nets have only detail routed wires.
#745 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#352 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                745           60506  
#------------------------------------------------
#        Total                745           60506  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                352                745           60506  
#-------------------------------------------------------------------
#        Total                352                745           60506  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   2246(4.21%)    508(0.95%)     40(0.07%)      4(0.01%)   (5.24%)
#   Metal 3      7(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4     27(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   2280(0.60%)    508(0.13%)     40(0.01%)      4(0.00%)   (0.75%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
#  Overflow after GR: 0.00% H + 1.33% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 1519238 um.
#Total half perimeter of net bounding box = 1380678 um.
#Total wire length on LAYER M1 = 593 um.
#Total wire length on LAYER M2 = 309441 um.
#Total wire length on LAYER M3 = 483757 um.
#Total wire length on LAYER M4 = 311118 um.
#Total wire length on LAYER M5 = 194859 um.
#Total wire length on LAYER M6 = 87870 um.
#Total wire length on LAYER M7 = 61548 um.
#Total wire length on LAYER M8 = 70053 um.
#Total number of vias = 456788
#Total number of multi-cut vias = 334 (  0.1%)
#Total number of single cut vias = 456454 ( 99.9%)
#Up-Via Summary (total 456788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      202507 ( 99.8%)       334 (  0.2%)     202841
#  Metal 2      156996 (100.0%)         0 (  0.0%)     156996
#  Metal 3       45060 (100.0%)         0 (  0.0%)      45060
#  Metal 4       21129 (100.0%)         0 (  0.0%)      21129
#  Metal 5       12541 (100.0%)         0 (  0.0%)      12541
#  Metal 6        9722 (100.0%)         0 (  0.0%)       9722
#  Metal 7        8499 (100.0%)         0 (  0.0%)       8499
#-----------------------------------------------------------
#               456454 ( 99.9%)       334 (  0.1%)     456788 
#
#Max overcon = 13 tracks.
#Total overcon = 0.75%.
#Worst layer Gcell overcon rate = 0.05%.
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1789.98 (MB), peak = 2002.43 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1734.86 (MB), peak = 2002.43 (MB)
#Start Track Assignment.
#Done with 106194 horizontal wires in 2 hboxes and 89741 vertical wires in 2 hboxes.
#Done with 21404 horizontal wires in 2 hboxes and 16442 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 1596078 um.
#Total half perimeter of net bounding box = 1380678 um.
#Total wire length on LAYER M1 = 51343 um.
#Total wire length on LAYER M2 = 306681 um.
#Total wire length on LAYER M3 = 506901 um.
#Total wire length on LAYER M4 = 312534 um.
#Total wire length on LAYER M5 = 197296 um.
#Total wire length on LAYER M6 = 88338 um.
#Total wire length on LAYER M7 = 62520 um.
#Total wire length on LAYER M8 = 70464 um.
#Total number of vias = 456788
#Total number of multi-cut vias = 334 (  0.1%)
#Total number of single cut vias = 456454 ( 99.9%)
#Up-Via Summary (total 456788):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      202507 ( 99.8%)       334 (  0.2%)     202841
#  Metal 2      156996 (100.0%)         0 (  0.0%)     156996
#  Metal 3       45060 (100.0%)         0 (  0.0%)      45060
#  Metal 4       21129 (100.0%)         0 (  0.0%)      21129
#  Metal 5       12541 (100.0%)         0 (  0.0%)      12541
#  Metal 6        9722 (100.0%)         0 (  0.0%)       9722
#  Metal 7        8499 (100.0%)         0 (  0.0%)       8499
#-----------------------------------------------------------
#               456454 ( 99.9%)       334 (  0.1%)     456788 
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1764.01 (MB), peak = 2002.43 (MB)
#
#Cpu time = 00:01:03
#Elapsed time = 00:01:03
#Increased memory = 85.81 (MB)
#Total memory = 1764.01 (MB)
#Peak memory = 2002.43 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 862
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
#	M1          284       74      107       91       10        0      566
#	M2          152       86       54        0        0        0      292
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        1        0        0        3        4
#	Totals      436      160      162       91       10        3      862
#cpu time = 00:11:35, elapsed time = 00:11:34, memory = 1801.72 (MB), peak = 2002.43 (MB)
#start 1st optimization iteration ...
#    number of violations = 617
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1          130       39      103       11        1        0      284
#	M2          105       54      139       19        1       14      332
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        1
#	Totals      235       93      243       30        2       14      617
#    number of process antenna violations = 4
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1770.41 (MB), peak = 2002.43 (MB)
#start 2nd optimization iteration ...
#    number of violations = 568
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1          107       34      101        3        2        0      247
#	M2          100       46      131       26        1       17      321
#	Totals      207       80      232       29        3       17      568
#    number of process antenna violations = 3
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1769.79 (MB), peak = 2002.43 (MB)
#start 3rd optimization iteration ...
#    number of violations = 112
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        1        0        1        0        2
#	M2           13        2       62       20        0       13      110
#	Totals       13        2       63       20        1       13      112
#    number of process antenna violations = 3
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1771.46 (MB), peak = 2002.43 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            1        1
#	Totals        1        1
#    number of process antenna violations = 3
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1771.16 (MB), peak = 2002.43 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1764.95 (MB), peak = 2002.43 (MB)
#start 6th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1779.05 (MB), peak = 2002.43 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.85 (MB), peak = 2002.43 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 1603319 um.
#Total half perimeter of net bounding box = 1380678 um.
#Total wire length on LAYER M1 = 1460 um.
#Total wire length on LAYER M2 = 354504 um.
#Total wire length on LAYER M3 = 508971 um.
#Total wire length on LAYER M4 = 339171 um.
#Total wire length on LAYER M5 = 195213 um.
#Total wire length on LAYER M6 = 96349 um.
#Total wire length on LAYER M7 = 47568 um.
#Total wire length on LAYER M8 = 60083 um.
#Total number of vias = 484569
#Total number of multi-cut vias = 5863 (  1.2%)
#Total number of single cut vias = 478706 ( 98.8%)
#Up-Via Summary (total 484569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      207724 ( 99.0%)      2120 (  1.0%)     209844
#  Metal 2      190228 (100.0%)         0 (  0.0%)     190228
#  Metal 3       50045 (100.0%)         0 (  0.0%)      50045
#  Metal 4       18042 (100.0%)         0 (  0.0%)      18042
#  Metal 5        4194 ( 52.8%)      3743 ( 47.2%)       7937
#  Metal 6        4638 (100.0%)         0 (  0.0%)       4638
#  Metal 7        3835 (100.0%)         0 (  0.0%)       3835
#-----------------------------------------------------------
#               478706 ( 98.8%)      5863 (  1.2%)     484569 
#
#Total number of DRC violations = 0
#Cpu time = 00:12:26
#Elapsed time = 00:12:25
#Increased memory = -10.10 (MB)
#Total memory = 1753.91 (MB)
#Peak memory = 2002.43 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1755.68 (MB), peak = 2002.43 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 1603319 um.
#Total half perimeter of net bounding box = 1380678 um.
#Total wire length on LAYER M1 = 1460 um.
#Total wire length on LAYER M2 = 354504 um.
#Total wire length on LAYER M3 = 508971 um.
#Total wire length on LAYER M4 = 339171 um.
#Total wire length on LAYER M5 = 195213 um.
#Total wire length on LAYER M6 = 96349 um.
#Total wire length on LAYER M7 = 47568 um.
#Total wire length on LAYER M8 = 60083 um.
#Total number of vias = 484569
#Total number of multi-cut vias = 5863 (  1.2%)
#Total number of single cut vias = 478706 ( 98.8%)
#Up-Via Summary (total 484569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      207724 ( 99.0%)      2120 (  1.0%)     209844
#  Metal 2      190228 (100.0%)         0 (  0.0%)     190228
#  Metal 3       50045 (100.0%)         0 (  0.0%)      50045
#  Metal 4       18042 (100.0%)         0 (  0.0%)      18042
#  Metal 5        4194 ( 52.8%)      3743 ( 47.2%)       7937
#  Metal 6        4638 (100.0%)         0 (  0.0%)       4638
#  Metal 7        3835 (100.0%)         0 (  0.0%)       3835
#-----------------------------------------------------------
#               478706 ( 98.8%)      5863 (  1.2%)     484569 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar  3 15:14:59 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1755.68 (MB), peak = 2002.43 (MB)
#
#Start Post Route Wire Spread.
#Done with 18051 horizontal wires in 4 hboxes and 15352 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 1617530 um.
#Total half perimeter of net bounding box = 1380678 um.
#Total wire length on LAYER M1 = 1461 um.
#Total wire length on LAYER M2 = 356691 um.
#Total wire length on LAYER M3 = 514143 um.
#Total wire length on LAYER M4 = 342735 um.
#Total wire length on LAYER M5 = 196762 um.
#Total wire length on LAYER M6 = 96731 um.
#Total wire length on LAYER M7 = 48137 um.
#Total wire length on LAYER M8 = 60870 um.
#Total number of vias = 484569
#Total number of multi-cut vias = 5863 (  1.2%)
#Total number of single cut vias = 478706 ( 98.8%)
#Up-Via Summary (total 484569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      207724 ( 99.0%)      2120 (  1.0%)     209844
#  Metal 2      190228 (100.0%)         0 (  0.0%)     190228
#  Metal 3       50045 (100.0%)         0 (  0.0%)      50045
#  Metal 4       18042 (100.0%)         0 (  0.0%)      18042
#  Metal 5        4194 ( 52.8%)      3743 ( 47.2%)       7937
#  Metal 6        4638 (100.0%)         0 (  0.0%)       4638
#  Metal 7        3835 (100.0%)         0 (  0.0%)       3835
#-----------------------------------------------------------
#               478706 ( 98.8%)      5863 (  1.2%)     484569 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1836.05 (MB), peak = 2002.43 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 1617530 um.
#Total half perimeter of net bounding box = 1380678 um.
#Total wire length on LAYER M1 = 1461 um.
#Total wire length on LAYER M2 = 356691 um.
#Total wire length on LAYER M3 = 514143 um.
#Total wire length on LAYER M4 = 342735 um.
#Total wire length on LAYER M5 = 196762 um.
#Total wire length on LAYER M6 = 96731 um.
#Total wire length on LAYER M7 = 48137 um.
#Total wire length on LAYER M8 = 60870 um.
#Total number of vias = 484569
#Total number of multi-cut vias = 5863 (  1.2%)
#Total number of single cut vias = 478706 ( 98.8%)
#Up-Via Summary (total 484569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      207724 ( 99.0%)      2120 (  1.0%)     209844
#  Metal 2      190228 (100.0%)         0 (  0.0%)     190228
#  Metal 3       50045 (100.0%)         0 (  0.0%)      50045
#  Metal 4       18042 (100.0%)         0 (  0.0%)      18042
#  Metal 5        4194 ( 52.8%)      3743 ( 47.2%)       7937
#  Metal 6        4638 (100.0%)         0 (  0.0%)       4638
#  Metal 7        3835 (100.0%)         0 (  0.0%)       3835
#-----------------------------------------------------------
#               478706 ( 98.8%)      5863 (  1.2%)     484569 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1808.85 (MB), peak = 2002.43 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:01:11, elapsed time = 00:01:10, memory = 1791.65 (MB), peak = 2002.43 (MB)
#    number of violations = 0
#cpu time = 00:01:24, elapsed time = 00:01:24, memory = 1788.43 (MB), peak = 2002.43 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 210
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 352
#Total wire length = 1617530 um.
#Total half perimeter of net bounding box = 1380678 um.
#Total wire length on LAYER M1 = 1461 um.
#Total wire length on LAYER M2 = 356691 um.
#Total wire length on LAYER M3 = 514143 um.
#Total wire length on LAYER M4 = 342735 um.
#Total wire length on LAYER M5 = 196762 um.
#Total wire length on LAYER M6 = 96731 um.
#Total wire length on LAYER M7 = 48137 um.
#Total wire length on LAYER M8 = 60870 um.
#Total number of vias = 484569
#Total number of multi-cut vias = 339506 ( 70.1%)
#Total number of single cut vias = 145063 ( 29.9%)
#Up-Via Summary (total 484569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140417 ( 66.9%)     69427 ( 33.1%)     209844
#  Metal 2        3102 (  1.6%)    187126 ( 98.4%)     190228
#  Metal 3         547 (  1.1%)     49498 ( 98.9%)      50045
#  Metal 4         314 (  1.7%)     17728 ( 98.3%)      18042
#  Metal 5          65 (  0.8%)      7872 ( 99.2%)       7937
#  Metal 6         329 (  7.1%)      4309 ( 92.9%)       4638
#  Metal 7         289 (  7.5%)      3546 ( 92.5%)       3835
#-----------------------------------------------------------
#               145063 ( 29.9%)    339506 ( 70.1%)     484569 
#
#detailRoute Statistics:
#Cpu time = 00:14:51
#Elapsed time = 00:14:51
#Increased memory = 22.68 (MB)
#Total memory = 1786.70 (MB)
#Peak memory = 2002.43 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:16:18
#Elapsed time = 00:16:18
#Increased memory = -79.88 (MB)
#Total memory = 1686.33 (MB)
#Peak memory = 2002.43 (MB)
#Number of warnings = 0
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 15:17:21 2025
#
#routeDesign: cpu time = 00:18:31, elapsed time = 00:18:31, memory = 1686.33 (MB), peak = 2002.43 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117464 and nets=61780 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2074.4M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 2146.5M)
Extracted 20.0003% (CPU Time= 0:00:02.5  MEM= 2146.5M)
Extracted 30.0002% (CPU Time= 0:00:03.1  MEM= 2146.5M)
Extracted 40.0003% (CPU Time= 0:00:04.0  MEM= 2150.5M)
Extracted 50.0002% (CPU Time= 0:00:06.0  MEM= 2150.5M)
Extracted 60.0003% (CPU Time= 0:00:06.6  MEM= 2150.5M)
Extracted 70.0002% (CPU Time= 0:00:07.1  MEM= 2150.5M)
Extracted 80.0003% (CPU Time= 0:00:07.9  MEM= 2150.5M)
Extracted 90.0002% (CPU Time= 0:00:08.9  MEM= 2150.5M)
Extracted 100% (CPU Time= 0:00:11.2  MEM= 2150.5M)
Number of Extracted Resistors     : 1259764
Number of Extracted Ground Cap.   : 1234028
Number of Extracted Coupling Cap. : 2165344
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2114.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.0  Real Time: 0:00:14.0  MEM: 2114.496M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2109.3M, totSessionCpu=2:19:35 **
#Created 847 library cell signatures
#Created 61780 NETS and 0 SPECIALNETS signatures
#Created 117465 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.02 (MB), peak = 2002.43 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1722.03 (MB), peak = 2002.43 (MB)
Begin checking placement ... (start mem=2109.3M, init mem=2109.3M)
*info: Placed = 117464         (Fixed = 218)
*info: Unplaced = 0           
Placement Density:98.97%(451331/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2109.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57512

Instance distribution across the VT partitions:

 LVT : inst = 26428 (46.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 26428 (46.0%)

 HVT : inst = 31060 (54.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31060 (54.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117464 and nets=61780 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2101.3M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 2157.4M)
Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 2157.4M)
Extracted 30.0002% (CPU Time= 0:00:03.2  MEM= 2157.4M)
Extracted 40.0003% (CPU Time= 0:00:04.1  MEM= 2161.4M)
Extracted 50.0002% (CPU Time= 0:00:06.1  MEM= 2161.4M)
Extracted 60.0003% (CPU Time= 0:00:06.7  MEM= 2161.4M)
Extracted 70.0002% (CPU Time= 0:00:07.3  MEM= 2161.4M)
Extracted 80.0003% (CPU Time= 0:00:08.0  MEM= 2161.4M)
Extracted 90.0002% (CPU Time= 0:00:09.0  MEM= 2161.4M)
Extracted 100% (CPU Time= 0:00:11.2  MEM= 2161.4M)
Number of Extracted Resistors     : 1259764
Number of Extracted Ground Cap.   : 1234028
Number of Extracted Coupling Cap. : 2165344
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2141.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.0  Real Time: 0:00:14.0  MEM: 2141.371M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.0 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:00:54.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:00:54.2 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61780,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2261.51 CPU=0:00:15.7 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:17.4  real=0:00:17.0  mem= 2261.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61780,  12.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2237.55 CPU=0:00:06.7 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 2237.6M) ***
*** Done Building Timing Graph (cpu=0:00:29.6 real=0:00:29.0 totSessionCpu=2:20:37 mem=2237.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=2237.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2237.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2237.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2237.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.738  | -0.667  | -0.738  |
|           TNS (ns):| -1511.9 | -1200.9 |-311.083 |
|    Violating Paths:|  5764   |  4353   |  1414   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.206%
       (98.970% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 2136.2M, totSessionCpu=2:20:39 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 2200.96M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 352 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.74 |          0|          0|          0|  98.97  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.74 |          0|          0|          0|  98.97  |   0:00:00.0|    2447.4M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 352 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2447.4M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:14, real = 0:01:14, mem = 2303.7M, totSessionCpu=2:20:49 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2303.71M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2303.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2303.7M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2313.7M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2313.7M

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.10min mem=2303.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.738  | -0.667  | -0.738  |
|           TNS (ns):| -1511.9 | -1200.9 |-311.083 |
|    Violating Paths:|  5764   |  4353   |  1414   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.206%
       (98.970% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2313.7M
**optDesign ... cpu = 0:01:16, real = 0:01:16, mem = 2303.7M, totSessionCpu=2:20:51 **
*** Timing NOT met, worst failing slack is -0.738
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 352 clock nets excluded from IPO operation.
*info: 352 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.738 TNS Slack -1511.903 Density 98.97
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.667|   -0.738|-1200.883|-1511.903|    98.97%|   0:00:00.0| 2372.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.651|   -0.738|-1198.769|-1509.790|    98.97%|   0:00:00.0| 2376.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.645|   -0.738|-1198.514|-1509.535|    98.97%|   0:00:01.0| 2376.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.643|   -0.738|-1196.246|-1507.267|    98.97%|   0:00:00.0| 2376.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.631|   -0.738|-1194.974|-1505.995|    98.97%|   0:00:00.0| 2377.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.631|   -0.738|-1191.893|-1502.913|    98.97%|   0:00:00.0| 2379.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.622|   -0.738|-1190.853|-1501.873|    98.97%|   0:00:00.0| 2379.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.622|   -0.738|-1189.864|-1500.885|    98.97%|   0:00:00.0| 2379.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.618|   -0.738|-1189.120|-1500.141|    98.97%|   0:00:01.0| 2379.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.618|   -0.738|-1188.732|-1499.753|    98.97%|   0:00:00.0| 2379.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.618|   -0.738|-1188.719|-1499.740|    98.97%|   0:00:00.0| 2379.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.618|   -0.738|-1188.688|-1499.709|    98.97%|   0:00:00.0| 2379.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 9 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.502|   -0.882|-1224.656|-1557.850|    98.97%|   0:00:16.0| 2458.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_89_/E                             |
|  -0.502|   -0.882|-1250.304|-1583.499|    98.95%|   0:00:02.0| 2458.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_91_/E                             |
|  -0.499|   -0.882|-1249.349|-1582.543|    98.95%|   0:00:01.0| 2458.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.499|   -0.882|-1249.268|-1582.462|    98.95%|   0:00:00.0| 2458.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.499|   -0.882|-1249.000|-1582.194|    98.94%|   0:00:01.0| 2458.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.499|   -0.882|-1248.965|-1582.160|    98.94%|   0:00:00.0| 2458.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.499|   -0.882|-1248.965|-1582.159|    98.94%|   0:00:05.0| 2466.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.1 real=0:00:27.0 mem=2466.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.882|   -0.882|-333.760|-1582.159|    98.94%|   0:00:00.0| 2466.0M|   WC_VIEW|  default| out[12]                                            |
|  -0.882|   -0.882|-333.760|-1582.159|    98.94%|   0:00:00.0| 2466.0M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2466.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:27.5 real=0:00:27.0 mem=2466.0M) ***
** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -1582.159 Density 98.94
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 12 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 361 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:28.5 real=0:00:29.0 mem=2466.0M) ***
*** Starting refinePlace (2:21:27 mem=2447.0M) ***
Density distribution unevenness ratio = 0.763%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2447.0MB
Summary Report:
Instances move: 0 (out of 57307 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2447.0MB
*** Finished refinePlace (2:21:28 mem=2447.0M) ***
Density distribution unevenness ratio = 0.761%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 361 clock nets excluded from IPO operation.
*info: 361 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -1582.439 Density 98.94
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.499|   -0.882|-1249.245|-1582.439|    98.94%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.499|   -0.882|-1244.300|-1577.494|    98.94%|   0:00:02.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.499|   -0.882|-1244.239|-1577.433|    98.94%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.499|   -0.882|-1243.071|-1576.265|    98.94%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.499|   -0.882|-1238.295|-1571.489|    98.93%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.499|   -0.882|-1238.178|-1571.372|    98.93%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
|  -0.499|   -0.882|-1238.137|-1571.331|    98.92%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.499|   -0.882|-1237.678|-1570.872|    98.92%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.499|   -0.882|-1237.243|-1570.437|    98.91%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.499|   -0.882|-1237.208|-1570.402|    98.91%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.499|   -0.882|-1246.705|-1579.899|    98.90%|   0:00:03.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_110_/E                            |
|  -0.499|   -0.882|-1245.701|-1578.895|    98.88%|   0:00:02.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_94_/D                           |
|  -0.499|   -0.882|-1242.370|-1575.564|    98.88%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_94_/D                           |
|  -0.499|   -0.882|-1242.220|-1575.414|    98.86%|   0:00:03.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -0.499|   -0.882|-1241.830|-1575.025|    98.86%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_56_/E                             |
|  -0.499|   -0.882|-1241.630|-1574.824|    98.86%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_56_/E                             |
|  -0.499|   -0.882|-1241.611|-1574.805|    98.86%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_56_/E                             |
|  -0.499|   -0.882|-1241.870|-1575.064|    98.85%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_2_/E                              |
|  -0.499|   -0.882|-1238.336|-1571.530|    98.84%|   0:00:02.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.499|   -0.882|-1237.906|-1571.100|    98.84%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.499|   -0.882|-1237.888|-1571.082|    98.84%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_24_/E                             |
|  -0.499|   -0.882|-1237.785|-1570.979|    98.83%|   0:00:02.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_67_/D                           |
|  -0.499|   -0.882|-1237.390|-1570.584|    98.83%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_67_/D                           |
|  -0.499|   -0.882|-1237.277|-1570.471|    98.83%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_67_/D                           |
|  -0.499|   -0.882|-1237.271|-1570.465|    98.83%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_67_/D                           |
|  -0.499|   -0.882|-1237.182|-1570.377|    98.83%|   0:00:02.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
|  -0.499|   -0.882|-1237.161|-1570.356|    98.83%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
|  -0.499|   -0.882|-1236.930|-1570.124|    98.82%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_67_/E                             |
|  -0.499|   -0.882|-1236.873|-1570.068|    98.82%|   0:00:00.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_67_/E                             |
|  -0.499|   -0.882|-1236.350|-1569.544|    98.82%|   0:00:01.0| 2462.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_79_/D                           |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 25 and inserted 3 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.500|   -0.881|-1212.220|-1513.799|    98.82%|   0:00:21.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.500|   -0.881|-1212.184|-1513.763|    98.82%|   0:00:00.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.500|   -0.881|-1210.630|-1512.208|    98.83%|   0:00:01.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.500|   -0.881|-1210.182|-1511.760|    98.82%|   0:00:01.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_46_/D                           |
|  -0.500|   -0.881|-1210.131|-1511.710|    98.82%|   0:00:01.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_15_/D                           |
|  -0.500|   -0.881|-1209.788|-1511.366|    98.83%|   0:00:01.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
|  -0.500|   -0.881|-1209.638|-1511.217|    98.83%|   0:00:00.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
|  -0.500|   -0.881|-1209.088|-1510.666|    98.83%|   0:00:00.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_36_/D                           |
|  -0.500|   -0.881|-1209.027|-1510.605|    98.83%|   0:00:01.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_122_/D                          |
|  -0.500|   -0.881|-1208.599|-1510.177|    98.83%|   0:00:01.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.500|   -0.881|-1208.449|-1510.027|    98.83%|   0:00:00.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.500|   -0.881|-1208.442|-1510.020|    98.83%|   0:00:00.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.500|   -0.881|-1207.993|-1509.571|    98.83%|   0:00:00.0| 2498.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 11 and inserted 12 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.500|   -0.881|-1198.182|-1501.377|    98.83%|   0:00:19.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.500|   -0.881|-1197.000|-1500.195|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.500|   -0.881|-1196.456|-1499.651|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -0.500|   -0.881|-1196.123|-1499.318|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.500|   -0.881|-1195.594|-1498.789|    98.83%|   0:00:01.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.500|   -0.881|-1194.261|-1497.456|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_8_/D                                        |
|  -0.500|   -0.881|-1194.208|-1497.404|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -0.500|   -0.881|-1193.912|-1497.107|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.500|   -0.881|-1193.501|-1496.697|    98.83%|   0:00:01.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_31_/D                           |
|  -0.500|   -0.881|-1193.426|-1496.621|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -0.500|   -0.881|-1193.164|-1496.362|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.500|   -0.881|-1193.136|-1496.334|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.500|   -0.881|-1193.098|-1496.296|    98.83%|   0:00:01.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.500|   -0.881|-1193.067|-1496.266|    98.83%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_105_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.500|   -0.881|-1192.323|-1495.521|    98.84%|   0:00:01.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.500|   -0.881|-1192.263|-1495.461|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory2_reg_111_/D |
|  -0.500|   -0.881|-1192.236|-1495.435|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory2_reg_111_/D |
|  -0.500|   -0.881|-1192.073|-1495.286|    98.84%|   0:00:01.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory4_reg_100_/D |
|  -0.500|   -0.881|-1191.825|-1495.038|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.500|   -0.881|-1191.820|-1495.033|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_15_/D                                      |
|  -0.500|   -0.881|-1191.818|-1495.031|    98.84%|   0:00:01.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.500|   -0.881|-1191.818|-1495.031|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:18 real=0:01:18 mem=2527.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.881|   -0.881|-303.300|-1495.031|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[12]                                            |
|  -0.881|   -0.881|-303.276|-1495.007|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[25]                                            |
|  -0.881|   -0.881|-303.228|-1494.959|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[108]                                           |
|  -0.881|   -0.881|-303.171|-1494.902|    98.84%|   0:00:01.0| 2527.0M|   WC_VIEW|  default| out[92]                                            |
|  -0.881|   -0.881|-303.157|-1494.888|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[75]                                            |
|  -0.881|   -0.881|-303.143|-1494.874|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[84]                                            |
|  -0.881|   -0.881|-303.143|-1494.874|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[130]                                           |
|  -0.881|   -0.881|-280.658|-1472.419|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[63]                                            |
|  -0.881|   -0.881|-270.007|-1461.825|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[63]                                            |
|  -0.881|   -0.881|-267.878|-1459.696|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[57]                                            |
|  -0.881|   -0.881|-246.438|-1438.255|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| out[57]                                            |
|  -0.881|   -0.881|-229.993|-1421.811|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory2_reg_66_/D      |
|  -0.881|   -0.881|-221.703|-1413.521|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory8_reg_112_/D     |
|  -0.881|   -0.881|-194.443|-1386.261|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory12_reg_100_/E    |
|  -0.881|   -0.881|-186.007|-1377.825|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory4_reg_112_/D     |
|  -0.881|   -0.881|-164.439|-1356.257|    98.84%|   0:00:01.0| 2527.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory2_reg_66_/D      |
|  -0.881|   -0.881|-157.859|-1349.677|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory2_reg_66_/D      |
|  -0.881|   -0.881|-136.193|-1328.011|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory4_reg_120_/D     |
|  -0.881|   -0.881|-130.270|-1322.088|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory15_reg_62_/E     |
|  -0.881|   -0.881|-127.706|-1319.524|    98.84%|   0:00:00.0| 2527.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory5_reg_26_/E      |
|  -0.881|   -0.881|-114.782|-1306.600|    98.84%|   0:00:00.0| 2546.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory5_reg_26_/E      |
|  -0.881|   -0.881|-105.894|-1297.710|    98.84%|   0:00:01.0| 2546.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory3_reg_112_/E     |
|  -0.881|   -0.881|-102.289|-1294.105|    98.84%|   0:00:00.0| 2546.0M|   WC_VIEW|  default| core_instance/kmem_instance/memory6_reg_25_/E      |
|  -0.881|   -0.881| -98.569|-1290.380|    98.84%|   0:00:00.0| 2565.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_107_/D           |
|  -0.881|   -0.881| -98.406|-1290.224|    98.84%|   0:00:01.0| 2565.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory1_reg_36_/E      |
|  -0.881|   -0.881| -98.383|-1290.201|    98.84%|   0:00:00.0| 2565.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory1_reg_36_/E      |
|  -0.881|   -0.881| -98.377|-1290.195|    98.84%|   0:00:00.0| 2565.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory1_reg_114_/E     |
|  -0.881|   -0.881| -98.365|-1290.183|    98.84%|   0:00:00.0| 2565.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory1_reg_113_/E     |
|  -0.881|   -0.881| -98.365|-1290.183|    98.84%|   0:00:00.0| 2565.1M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:04.0 mem=2565.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:22 real=0:01:22 mem=2565.1M) ***
** GigaOpt Optimizer WNS Slack -0.881 TNS Slack -1290.183 Density 98.84
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 66 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 376 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:23 real=0:01:24 mem=2565.1M) ***
*** Starting refinePlace (2:23:00 mem=2546.1M) ***
Density distribution unevenness ratio = 0.768%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2546.1MB
Summary Report:
Instances move: 0 (out of 57362 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2546.1MB
*** Finished refinePlace (2:23:01 mem=2546.1M) ***
Density distribution unevenness ratio = 0.766%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2388.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2388.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2396.1M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2396.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.881  | -0.500  | -0.881  |
|           TNS (ns):| -1290.8 | -1192.4 | -98.477 |
|    Violating Paths:|  4296   |  4093   |   203   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.068%
       (98.831% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2396.1M
Info: 376 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2074.22MB/2074.22MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2074.22MB/2074.22MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2074.22MB/2074.22MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT)
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT): 10%
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT): 20%
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT): 30%
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT): 40%
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT): 50%
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT): 60%
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT): 70%
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT): 80%
2025-Mar-03 15:21:10 (2025-Mar-03 23:21:10 GMT): 90%

Finished Levelizing
2025-Mar-03 15:21:11 (2025-Mar-03 23:21:11 GMT)

Starting Activity Propagation
2025-Mar-03 15:21:11 (2025-Mar-03 23:21:11 GMT)
2025-Mar-03 15:21:12 (2025-Mar-03 23:21:12 GMT): 10%
2025-Mar-03 15:21:12 (2025-Mar-03 23:21:12 GMT): 20%

Finished Activity Propagation
2025-Mar-03 15:21:13 (2025-Mar-03 23:21:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=2075.95MB/2075.95MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 15:21:13 (2025-Mar-03 23:21:13 GMT)
 ... Calculating switching power
2025-Mar-03 15:21:13 (2025-Mar-03 23:21:13 GMT): 10%
2025-Mar-03 15:21:13 (2025-Mar-03 23:21:13 GMT): 20%
2025-Mar-03 15:21:13 (2025-Mar-03 23:21:13 GMT): 30%
2025-Mar-03 15:21:13 (2025-Mar-03 23:21:13 GMT): 40%
2025-Mar-03 15:21:14 (2025-Mar-03 23:21:14 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 15:21:14 (2025-Mar-03 23:21:14 GMT): 60%
2025-Mar-03 15:21:16 (2025-Mar-03 23:21:16 GMT): 70%
2025-Mar-03 15:21:17 (2025-Mar-03 23:21:17 GMT): 80%
2025-Mar-03 15:21:18 (2025-Mar-03 23:21:18 GMT): 90%

Finished Calculating power
2025-Mar-03 15:21:18 (2025-Mar-03 23:21:18 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=2076.17MB/2076.17MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2076.17MB/2076.17MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=2076.17MB/2076.17MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 15:21:18 (2025-Mar-03 23:21:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      178.83571447 	   65.8961%
Total Switching Power:      88.90093018 	   32.7576%
Total Leakage Power:         3.65363872 	    1.3463%
Total Power:               271.39028333
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.42       6.308      0.7337       106.5       39.23
Macro                                  0           0      0.8726      0.8726      0.3215
IO                                     0           0   1.824e-05   1.824e-05   6.721e-06
Combinational                      71.75       64.07       1.995       137.8       50.78
Clock (Combinational)              7.672       18.53     0.05179       26.25       9.672
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              178.8        88.9       3.654       271.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      178.8        88.9       3.654       271.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.672       18.53     0.05179       26.25       9.672
-----------------------------------------------------------------------------------------
Total                              7.672       18.53     0.05179       26.25       9.672
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/CTS_ccl_BUF_clk_G0_L5_73 (CKBD16): 	    0.1602
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U604 (FA1D4): 	 0.0002646
* 		Total Cap: 	4.72983e-10 F
* 		Total instances in design: 117503
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 59952
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2077.71MB/2077.71MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.881  TNS Slack -1290.831 Density 98.83
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    98.83%|        -|  -0.881|-1290.831|   0:00:00.0| 2668.9M|
|    98.73%|     1306|  -0.881|-1285.881|   0:00:33.0| 2668.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.881  TNS Slack -1285.881 Density 98.73
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 376 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:35.6) (real = 0:00:36.0) **
*** Starting refinePlace (2:23:53 mem=2625.0M) ***
Density distribution unevenness ratio = 0.787%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2625.0MB
Summary Report:
Instances move: 0 (out of 57362 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 2625.0MB
*** Finished refinePlace (2:23:54 mem=2625.0M) ***
Density distribution unevenness ratio = 0.785%
Running setup recovery post routing.
**optDesign ... cpu = 0:04:20, real = 0:04:18, mem = 2388.4M, totSessionCpu=2:23:55 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:02, mem=2388.36M, totSessionCpu=2:23:57 .
**optDesign ... cpu = 0:04:21, real = 0:04:20, mem = 2388.4M, totSessionCpu=2:23:57 **

Info: 376 clock nets excluded from IPO operation.
Info: 376 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.881|   -0.881|-1285.881|-1285.881|    98.73%|   0:00:00.0| 2541.3M|   WC_VIEW|  default| out[12]                                            |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2541.3M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2541.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 376 constrained nets 
Layer 7 has 632 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2132.55MB/2132.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2132.55MB/2132.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2132.55MB/2132.55MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 15:22:06 (2025-Mar-03 23:22:06 GMT)
2025-Mar-03 15:22:06 (2025-Mar-03 23:22:06 GMT): 10%
2025-Mar-03 15:22:06 (2025-Mar-03 23:22:06 GMT): 20%
2025-Mar-03 15:22:07 (2025-Mar-03 23:22:07 GMT): 30%
2025-Mar-03 15:22:07 (2025-Mar-03 23:22:07 GMT): 40%
2025-Mar-03 15:22:07 (2025-Mar-03 23:22:07 GMT): 50%
2025-Mar-03 15:22:07 (2025-Mar-03 23:22:07 GMT): 60%
2025-Mar-03 15:22:07 (2025-Mar-03 23:22:07 GMT): 70%
2025-Mar-03 15:22:07 (2025-Mar-03 23:22:07 GMT): 80%
2025-Mar-03 15:22:07 (2025-Mar-03 23:22:07 GMT): 90%

Finished Levelizing
2025-Mar-03 15:22:07 (2025-Mar-03 23:22:07 GMT)

Starting Activity Propagation
2025-Mar-03 15:22:07 (2025-Mar-03 23:22:07 GMT)
2025-Mar-03 15:22:08 (2025-Mar-03 23:22:08 GMT): 10%
2025-Mar-03 15:22:08 (2025-Mar-03 23:22:08 GMT): 20%

Finished Activity Propagation
2025-Mar-03 15:22:09 (2025-Mar-03 23:22:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=2134.04MB/2134.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 15:22:09 (2025-Mar-03 23:22:09 GMT)
 ... Calculating switching power
2025-Mar-03 15:22:09 (2025-Mar-03 23:22:09 GMT): 10%
2025-Mar-03 15:22:10 (2025-Mar-03 23:22:10 GMT): 20%
2025-Mar-03 15:22:10 (2025-Mar-03 23:22:10 GMT): 30%
2025-Mar-03 15:22:10 (2025-Mar-03 23:22:10 GMT): 40%
2025-Mar-03 15:22:10 (2025-Mar-03 23:22:10 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 15:22:11 (2025-Mar-03 23:22:11 GMT): 60%
2025-Mar-03 15:22:12 (2025-Mar-03 23:22:12 GMT): 70%
2025-Mar-03 15:22:13 (2025-Mar-03 23:22:13 GMT): 80%
2025-Mar-03 15:22:14 (2025-Mar-03 23:22:14 GMT): 90%

Finished Calculating power
2025-Mar-03 15:22:15 (2025-Mar-03 23:22:15 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=2134.04MB/2134.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2134.04MB/2134.04MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=2134.04MB/2134.04MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 15:22:15 (2025-Mar-03 23:22:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      178.60308222 	   65.9292%
Total Switching Power:      88.65685430 	   32.7266%
Total Leakage Power:         3.64146153 	    1.3442%
Total Power:               270.90139804
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.43       6.282      0.7336       106.4       39.29
Macro                                  0           0      0.8726      0.8726      0.3221
IO                                     0           0   1.824e-05   1.824e-05   6.733e-06
Combinational                       71.5       63.85       1.983       137.3       50.69
Clock (Combinational)              7.672       18.53     0.05179       26.25       9.689
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              178.6       88.66       3.641       270.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      178.6       88.66       3.641       270.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.672       18.53     0.05179       26.25       9.689
-----------------------------------------------------------------------------------------
Total                              7.672       18.53     0.05179       26.25       9.689
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/CTS_ccl_BUF_clk_G0_L5_73 (CKBD16): 	    0.1602
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U604 (FA1D4): 	 0.0002646
* 		Total Cap: 	4.71771e-10 F
* 		Total instances in design: 117503
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 59952
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2135.32MB/2135.32MB)

*** Finished Leakage Power Optimization (cpu=0:00:57, real=0:00:56, mem=2388.36M, totSessionCpu=2:24:14).
**ERROR: (IMPOPT-310):	Design density (98.73%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:24:14 mem=2388.4M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 61819,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:14.8 REAL=0:00:14.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:16.6  real=0:00:17.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61819,  2.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.7 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:23.2 real=0:00:23.0 totSessionCpu=0:01:21 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:26.0 real=0:00:26.0 totSessionCpu=0:01:21 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=0.0M
Done building hold timer [192201 node(s), 260955 edge(s), 1 view(s)] (fixHold) cpu=0:00:31.1 real=0:00:31.0 totSessionCpu=0:01:26 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/coe_eosdata_eU6il8/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:30.2 real=0:00:32.0 totSessionCpu=2:24:44 mem=2388.4M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2388.4M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2396.4M
Loading timing data from /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/coe_eosdata_eU6il8/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2421.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2421.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2421.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.881  | -0.498  | -0.881  |
|           TNS (ns):| -1285.9 | -1187.4 | -98.477 |
|    Violating Paths:|  4279   |  4076   |   203   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.364  | -0.262  | -0.364  |
|           TNS (ns):|-720.674 | -64.779 |-682.966 |
|    Violating Paths:|  8551   |  1046   |  7981   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.964%
       (98.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:05:14, real = 0:05:14, mem = 2433.2M, totSessionCpu=2:24:49 **
*info: Run optDesign holdfix with 1 thread.
Info: 376 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:36.2 real=0:00:38.0 totSessionCpu=2:24:50 mem=2566.7M density=98.727% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3641
      TNS :    -720.6725
      #VP :         8550
  Density :      98.727%
------------------------------------------------------------------------------------------
 cpu=0:00:37.6 real=0:00:39.0 totSessionCpu=2:24:52 mem=2566.7M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3641
      TNS :    -720.6725
      #VP :         8550
  Density :      98.727%
------------------------------------------------------------------------------------------
 cpu=0:00:38.2 real=0:00:40.0 totSessionCpu=2:24:52 mem=2566.7M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:38.6 real=0:00:40.0 totSessionCpu=2:24:53 mem=2566.7M density=98.727% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 17198 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:39.1 real=0:00:41.0 totSessionCpu=2:24:53 mem=2566.7M density=98.727%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.497 ns
Total 0 nets layer assigned (1.8).
GigaOpt: setting up router preferences
        design wns: -0.4975
        slack threshold: 0.9225
GigaOpt: 26 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1843 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.881 ns
Total 2 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.8812
        slack threshold: 0.5388
GigaOpt: 6 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1843 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2470.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2470.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2470.6M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2470.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.881  | -0.498  | -0.881  |
|           TNS (ns):| -1285.9 | -1187.4 | -98.477 |
|    Violating Paths:|  4279   |  4076   |   203   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.964%
       (98.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2470.6M
**optDesign ... cpu = 0:05:25, real = 0:05:25, mem = 2331.5M, totSessionCpu=2:25:00 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 15:23:04 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC7117_CTS_401 connects to NET core_instance/FE_USKN7117_CTS_401 at location ( 236.700 324.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN7117_CTS_401 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L2_5 connects to NET core_instance/CTS_416 at location ( 262.300 534.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_416 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_46 connects to NET core_instance/mac_array_instance/CTS_83 at location ( 396.700 556.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_83 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_37 connects to NET core_instance/CTS_415 at location ( 258.100 520.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_415 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_10 connects to NET core_instance/CTS_414 at location ( 132.500 329.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_414 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_136 connects to NET core_instance/CTS_413 at location ( 176.300 329.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_413 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L5_136 connects to NET core_instance/CTS_402 at location ( 179.500 330.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_402 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC7117_CTS_401 connects to NET core_instance/CTS_401 at location ( 239.700 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_401 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_100 connects to NET core_instance/CTS_378 at location ( 132.500 332.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_378 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L5_100 connects to NET core_instance/CTS_373 at location ( 134.900 333.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_373 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_31 connects to NET core_instance/mac_array_instance/CTS_77 at location ( 626.100 533.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_1 connects to NET core_instance/CTS_366 at location ( 577.300 252.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L2_2 connects to NET core_instance/CTS_366 at location ( 507.900 300.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_366 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_78 connects to NET core_instance/CTS_363 at location ( 358.700 148.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_88 connects to NET core_instance/CTS_363 at location ( 401.900 126.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_87 connects to NET core_instance/CTS_363 at location ( 364.100 109.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_82 connects to NET core_instance/CTS_363 at location ( 397.700 91.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_80 connects to NET core_instance/CTS_363 at location ( 397.500 142.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_363 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_82 connects to NET core_instance/psum_mem_instance/CTS_120 at location ( 400.700 91.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_120 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_0_ connects to NET core_instance/CTS_358 at location ( 417.300 185.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_358 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_119 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_339 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_337 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_334 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_328 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 43 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 59
#  Number of instances deleted (including moved) = 20
#  Number of instances resized = 1781
#  Number of instances with same cell size swap = 82
#  Number of instances with pin swaps = 17
#  Total number of placement changes (moved instances are counted twice) = 1860
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61817 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1843/61642 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1931.45 (MB), peak = 2233.53 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 318.200 185.415 ) on M1 for NET FE_PSN7224_out_43_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 363.800 176.585 ) on M1 for NET FE_PSN7228_out_97_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 506.250 479.200 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 528.450 371.200 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 506.850 374.800 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 371.650 328.000 ) on M1 for NET core_instance/CTS_328. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 372.450 332.795 ) on M1 for NET core_instance/CTS_328. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 299.850 278.795 ) on M1 for NET core_instance/CTS_328. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 442.400 426.700 ) on M1 for NET core_instance/CTS_334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 440.650 426.395 ) on M1 for NET core_instance/CTS_337. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 536.180 299.200 ) on M1 for NET core_instance/CTS_339. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 509.800 300.700 ) on M1 for NET core_instance/CTS_339. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 416.505 185.510 ) on M1 for NET core_instance/CTS_358. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 453.605 169.400 ) on M1 for NET core_instance/CTS_361. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 364.250 109.595 ) on M1 for NET core_instance/CTS_363. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 397.850 91.595 ) on M1 for NET core_instance/CTS_363. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 354.650 148.000 ) on M1 for NET core_instance/CTS_363. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 397.850 126.400 ) on M1 for NET core_instance/CTS_363. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 397.650 141.995 ) on M1 for NET core_instance/CTS_363. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 572.180 252.400 ) on M1 for NET core_instance/CTS_366. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#4679 routed nets are extracted.
#    1934 (3.13%) extracted nets are partially routed.
#56939 routed nets are imported.
#24 (0.04%) nets are without wires.
#177 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61819.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1934
#
#Start data preparation...
#
#Data preparation is done on Mon Mar  3 15:23:13 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar  3 15:23:17 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.24%
#  Metal 2        V        3394          84       53824     0.94%
#  Metal 3        H        3474           0       53824     0.10%
#  Metal 4        V        2464        1014       53824     5.11%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21416       4.23%  430592    12.55%
#
#  410 nets (0.66%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1936.53 (MB), peak = 2233.53 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1937.53 (MB), peak = 2233.53 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1947.70 (MB), peak = 2233.53 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1944.65 (MB), peak = 2233.53 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1952.08 (MB), peak = 2233.53 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 177 (skipped).
#Total number of routable nets = 61642.
#Total number of nets in the design = 61819.
#
#1958 routable nets have only global wires.
#59684 routable nets have only detail routed wires.
#150 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1003 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 60                 90            1808  
#-------------------------------------------------------------------
#        Total                 60                 90            1808  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                410                743           60489  
#-------------------------------------------------------------------
#        Total                410                743           60489  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     26(0.05%)      2(0.00%)   (0.05%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      2(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     28(0.01%)      2(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1618250 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1455 um.
#Total wire length on LAYER M2 = 356613 um.
#Total wire length on LAYER M3 = 514508 um.
#Total wire length on LAYER M4 = 342836 um.
#Total wire length on LAYER M5 = 196754 um.
#Total wire length on LAYER M6 = 96729 um.
#Total wire length on LAYER M7 = 48236 um.
#Total wire length on LAYER M8 = 61119 um.
#Total number of vias = 484469
#Total number of multi-cut vias = 338909 ( 70.0%)
#Total number of single cut vias = 145560 ( 30.0%)
#Up-Via Summary (total 484469):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140501 ( 67.0%)     69130 ( 33.0%)     209631
#  Metal 2        3383 (  1.8%)    186844 ( 98.2%)     190227
#  Metal 3         630 (  1.3%)     49486 ( 98.7%)      50116
#  Metal 4         326 (  1.8%)     17724 ( 98.2%)      18050
#  Metal 5          76 (  1.0%)      7871 ( 99.0%)       7947
#  Metal 6         341 (  7.3%)      4308 ( 92.7%)       4649
#  Metal 7         303 (  7.9%)      3546 ( 92.1%)       3849
#-----------------------------------------------------------
#               145560 ( 30.0%)    338909 ( 70.0%)     484469 
#
#Total number of involved priority nets 58
#Maximum src to sink distance for priority net 562.6
#Average of max src_to_sink distance for priority net 86.4
#Average of ave src_to_sink distance for priority net 57.0
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1952.14 (MB), peak = 2233.53 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1940.63 (MB), peak = 2233.53 (MB)
#Start Track Assignment.
#Done with 184 horizontal wires in 2 hboxes and 127 vertical wires in 2 hboxes.
#Done with 11 horizontal wires in 2 hboxes and 8 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1618434 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1527 um.
#Total wire length on LAYER M2 = 356630 um.
#Total wire length on LAYER M3 = 514593 um.
#Total wire length on LAYER M4 = 342844 um.
#Total wire length on LAYER M5 = 196754 um.
#Total wire length on LAYER M6 = 96729 um.
#Total wire length on LAYER M7 = 48237 um.
#Total wire length on LAYER M8 = 61122 um.
#Total number of vias = 484441
#Total number of multi-cut vias = 338909 ( 70.0%)
#Total number of single cut vias = 145532 ( 30.0%)
#Up-Via Summary (total 484441):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140490 ( 67.0%)     69130 ( 33.0%)     209620
#  Metal 2        3367 (  1.8%)    186844 ( 98.2%)     190211
#  Metal 3         630 (  1.3%)     49486 ( 98.7%)      50116
#  Metal 4         326 (  1.8%)     17724 ( 98.2%)      18050
#  Metal 5          76 (  1.0%)      7871 ( 99.0%)       7947
#  Metal 6         340 (  7.3%)      4308 ( 92.7%)       4648
#  Metal 7         303 (  7.9%)      3546 ( 92.1%)       3849
#-----------------------------------------------------------
#               145532 ( 30.0%)    338909 ( 70.0%)     484441 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2030.01 (MB), peak = 2233.53 (MB)
#
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 97.34 (MB)
#Total memory = 2030.01 (MB)
#Peak memory = 2233.53 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.1% of the total area was rechecked for DRC, and 41.0% required routing.
#    number of violations = 304
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           67       14       27       10        3       19        0      140
#	M2           71       62       27        0        0        1        1      162
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        0        0
#	M8            0        0        1        0        0        0        0        1
#	Totals      138       76       56       10        3       20        1      304
#1840 out of 117503 instances need to be verified(marked ipoed).
#33.0% of the total area is being checked for drcs
#33.0% of the total area was checked
#    number of violations = 1044
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1          382       73      140      233        3       21        0      852
#	M2           74       69       45        0        0        1        1      190
#	M3            0        0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        0        0
#	M8            0        0        1        0        0        0        0        1
#	Totals      456      142      187      233        3       22        1     1044
#cpu time = 00:02:08, elapsed time = 00:02:08, memory = 2002.96 (MB), peak = 2233.53 (MB)
#start 1st optimization iteration ...
#    number of violations = 211
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           83        7        6       71        0        0      167
#	M2            8        4       27        0        2        2       43
#	M3            0        0        1        0        0        0        1
#	Totals       91       11       34       71        2        2      211
#    number of process antenna violations = 202
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 2024.78 (MB), peak = 2233.53 (MB)
#start 2nd optimization iteration ...
#    number of violations = 168
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           83        0        2        5       71        0        0      161
#	M2            3        1        0        1        0        1        1        7
#	Totals       86        1        2        6       71        1        1      168
#    number of process antenna violations = 204
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2006.58 (MB), peak = 2233.53 (MB)
#start 3rd optimization iteration ...
#    number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	M1            0        0        0        0
#	M2            1        2        0        3
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        0        0        0
#	M6            0        0        0        0
#	M7            0        0        9        9
#	Totals        1        2        9       12
#    number of process antenna violations = 204
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2009.17 (MB), peak = 2233.53 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 15
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1980.35 (MB), peak = 2233.53 (MB)
#start 5th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1969.63 (MB), peak = 2233.53 (MB)
#start 6th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1990.51 (MB), peak = 2233.53 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1978.11 (MB), peak = 2233.53 (MB)
#start 8th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1981.60 (MB), peak = 2233.53 (MB)
#start 9th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1958.14 (MB), peak = 2233.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1617639 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1491 um.
#Total wire length on LAYER M2 = 355197 um.
#Total wire length on LAYER M3 = 514677 um.
#Total wire length on LAYER M4 = 343100 um.
#Total wire length on LAYER M5 = 196685 um.
#Total wire length on LAYER M6 = 96695 um.
#Total wire length on LAYER M7 = 48455 um.
#Total wire length on LAYER M8 = 61339 um.
#Total number of vias = 487794
#Total number of multi-cut vias = 331070 ( 67.9%)
#Total number of single cut vias = 156724 ( 32.1%)
#Up-Via Summary (total 487794):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      143038 ( 68.1%)     66954 ( 31.9%)     209992
#  Metal 2        9086 (  4.7%)    182968 ( 95.3%)     192054
#  Metal 3        2057 (  4.1%)     48589 ( 95.9%)      50646
#  Metal 4         766 (  4.2%)     17341 ( 95.8%)      18107
#  Metal 5         112 (  1.4%)      7877 ( 98.6%)       7989
#  Metal 6         647 ( 13.8%)      4034 ( 86.2%)       4681
#  Metal 7        1018 ( 23.5%)      3307 ( 76.5%)       4325
#-----------------------------------------------------------
#               156724 ( 32.1%)    331070 ( 67.9%)     487794 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:55
#Elapsed time = 00:02:55
#Increased memory = -76.87 (MB)
#Total memory = 1953.14 (MB)
#Peak memory = 2233.53 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1954.88 (MB), peak = 2233.53 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1617639 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1491 um.
#Total wire length on LAYER M2 = 355197 um.
#Total wire length on LAYER M3 = 514677 um.
#Total wire length on LAYER M4 = 343100 um.
#Total wire length on LAYER M5 = 196685 um.
#Total wire length on LAYER M6 = 96695 um.
#Total wire length on LAYER M7 = 48455 um.
#Total wire length on LAYER M8 = 61339 um.
#Total number of vias = 487794
#Total number of multi-cut vias = 331070 ( 67.9%)
#Total number of single cut vias = 156724 ( 32.1%)
#Up-Via Summary (total 487794):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      143038 ( 68.1%)     66954 ( 31.9%)     209992
#  Metal 2        9086 (  4.7%)    182968 ( 95.3%)     192054
#  Metal 3        2057 (  4.1%)     48589 ( 95.9%)      50646
#  Metal 4         766 (  4.2%)     17341 ( 95.8%)      18107
#  Metal 5         112 (  1.4%)      7877 ( 98.6%)       7989
#  Metal 6         647 ( 13.8%)      4034 ( 86.2%)       4681
#  Metal 7        1018 ( 23.5%)      3307 ( 76.5%)       4325
#-----------------------------------------------------------
#               156724 ( 32.1%)    331070 ( 67.9%)     487794 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Mar  3 15:26:29 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1954.88 (MB), peak = 2233.53 (MB)
#
#Start Post Route Wire Spread.
#Done with 2318 horizontal wires in 4 hboxes and 3954 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1619717 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1491 um.
#Total wire length on LAYER M2 = 355597 um.
#Total wire length on LAYER M3 = 515232 um.
#Total wire length on LAYER M4 = 343679 um.
#Total wire length on LAYER M5 = 196802 um.
#Total wire length on LAYER M6 = 96936 um.
#Total wire length on LAYER M7 = 48517 um.
#Total wire length on LAYER M8 = 61462 um.
#Total number of vias = 487794
#Total number of multi-cut vias = 331070 ( 67.9%)
#Total number of single cut vias = 156724 ( 32.1%)
#Up-Via Summary (total 487794):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      143038 ( 68.1%)     66954 ( 31.9%)     209992
#  Metal 2        9086 (  4.7%)    182968 ( 95.3%)     192054
#  Metal 3        2057 (  4.1%)     48589 ( 95.9%)      50646
#  Metal 4         766 (  4.2%)     17341 ( 95.8%)      18107
#  Metal 5         112 (  1.4%)      7877 ( 98.6%)       7989
#  Metal 6         647 ( 13.8%)      4034 ( 86.2%)       4681
#  Metal 7        1018 ( 23.5%)      3307 ( 76.5%)       4325
#-----------------------------------------------------------
#               156724 ( 32.1%)    331070 ( 67.9%)     487794 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2035.06 (MB), peak = 2233.53 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1619717 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1491 um.
#Total wire length on LAYER M2 = 355597 um.
#Total wire length on LAYER M3 = 515232 um.
#Total wire length on LAYER M4 = 343679 um.
#Total wire length on LAYER M5 = 196802 um.
#Total wire length on LAYER M6 = 96936 um.
#Total wire length on LAYER M7 = 48517 um.
#Total wire length on LAYER M8 = 61462 um.
#Total number of vias = 487794
#Total number of multi-cut vias = 331070 ( 67.9%)
#Total number of single cut vias = 156724 ( 32.1%)
#Up-Via Summary (total 487794):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      143038 ( 68.1%)     66954 ( 31.9%)     209992
#  Metal 2        9086 (  4.7%)    182968 ( 95.3%)     192054
#  Metal 3        2057 (  4.1%)     48589 ( 95.9%)      50646
#  Metal 4         766 (  4.2%)     17341 ( 95.8%)      18107
#  Metal 5         112 (  1.4%)      7877 ( 98.6%)       7989
#  Metal 6         647 ( 13.8%)      4034 ( 86.2%)       4681
#  Metal 7        1018 ( 23.5%)      3307 ( 76.5%)       4325
#-----------------------------------------------------------
#               156724 ( 32.1%)    331070 ( 67.9%)     487794 
#
#
#Start Post Route via swapping..
#48.70% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1979.81 (MB), peak = 2233.53 (MB)
#    number of violations = 0
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1980.65 (MB), peak = 2233.53 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 49
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1619717 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1491 um.
#Total wire length on LAYER M2 = 355597 um.
#Total wire length on LAYER M3 = 515232 um.
#Total wire length on LAYER M4 = 343679 um.
#Total wire length on LAYER M5 = 196802 um.
#Total wire length on LAYER M6 = 96936 um.
#Total wire length on LAYER M7 = 48517 um.
#Total wire length on LAYER M8 = 61462 um.
#Total number of vias = 487794
#Total number of multi-cut vias = 342613 ( 70.2%)
#Total number of single cut vias = 145181 ( 29.8%)
#Up-Via Summary (total 487794):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140342 ( 66.8%)     69650 ( 33.2%)     209992
#  Metal 2        3148 (  1.6%)    188906 ( 98.4%)     192054
#  Metal 3         531 (  1.0%)     50115 ( 99.0%)      50646
#  Metal 4         271 (  1.5%)     17836 ( 98.5%)      18107
#  Metal 5          44 (  0.6%)      7945 ( 99.4%)       7989
#  Metal 6         285 (  6.1%)      4396 ( 93.9%)       4681
#  Metal 7         560 ( 12.9%)      3765 ( 87.1%)       4325
#-----------------------------------------------------------
#               145181 ( 29.8%)    342613 ( 70.2%)     487794 
#
#detailRoute Statistics:
#Cpu time = 00:04:00
#Elapsed time = 00:04:00
#Increased memory = -51.09 (MB)
#Total memory = 1978.92 (MB)
#Peak memory = 2233.53 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 61819 NETS and 0 SPECIALNETS signatures
#Created 117504 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1983.56 (MB), peak = 2233.53 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1983.77 (MB), peak = 2233.53 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:29
#Elapsed time = 00:04:28
#Increased memory = -135.59 (MB)
#Total memory = 1904.92 (MB)
#Peak memory = 2233.53 (MB)
#Number of warnings = 63
#Total number of warnings = 178
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 15:27:32 2025
#
**optDesign ... cpu = 0:09:54, real = 0:09:53, mem = 2285.2M, totSessionCpu=2:29:29 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117503 and nets=61819 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2285.2M)
Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 2341.3M)
Extracted 20.0002% (CPU Time= 0:00:02.8  MEM= 2341.3M)
Extracted 30.0002% (CPU Time= 0:00:03.5  MEM= 2341.3M)
Extracted 40.0002% (CPU Time= 0:00:04.5  MEM= 2345.3M)
Extracted 50.0002% (CPU Time= 0:00:06.6  MEM= 2345.3M)
Extracted 60.0002% (CPU Time= 0:00:07.3  MEM= 2345.3M)
Extracted 70.0002% (CPU Time= 0:00:07.8  MEM= 2345.3M)
Extracted 80.0003% (CPU Time= 0:00:08.6  MEM= 2345.3M)
Extracted 90.0003% (CPU Time= 0:00:09.6  MEM= 2345.3M)
Extracted 100% (CPU Time= 0:00:12.0  MEM= 2345.3M)
Number of Extracted Resistors     : 1284598
Number of Extracted Ground Cap.   : 1257183
Number of Extracted Coupling Cap. : 2195312
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2325.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.2  Real Time: 0:00:15.0  MEM: 2325.301M)
**optDesign ... cpu = 0:10:09, real = 0:10:08, mem = 2285.2M, totSessionCpu=2:29:44 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61819,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2383.52 CPU=0:00:16.1 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:19.9  real=0:00:20.0  mem= 2383.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61819,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2359.57 CPU=0:00:06.2 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2359.6M) ***
*** Done Building Timing Graph (cpu=0:00:33.0 real=0:00:33.0 totSessionCpu=2:30:17 mem=2359.6M)
**optDesign ... cpu = 0:10:42, real = 0:10:41, mem = 2288.8M, totSessionCpu=2:30:17 **
*** Timing NOT met, worst failing slack is -0.865
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 376 clock nets excluded from IPO operation.
*info: 376 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.865 TNS Slack -1286.340 Density 98.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.520|   -0.865|-1189.491|-1286.340|    98.73%|   0:00:00.0| 2527.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.520|   -0.865|-1189.491|-1286.339|    98.73%|   0:00:02.0| 2527.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
|  -0.520|   -0.865|-1189.491|-1286.339|    98.73%|   0:00:00.0| 2527.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_84_/D                           |
|  -0.520|   -0.865|-1189.491|-1286.339|    98.73%|   0:00:01.0| 2527.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.520|   -0.865|-1189.491|-1286.339|    98.73%|   0:00:00.0| 2527.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.520|   -0.865|-1189.491|-1286.340|    98.73%|   0:00:00.0| 2527.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=2527.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=2527.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 376 constrained nets 
Layer 7 has 634 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=2527.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:10:53, real = 0:10:52, mem = 2374.6M, totSessionCpu=2:30:29 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2374.64M, totSessionCpu=2:30:30 .
**optDesign ... cpu = 0:10:55, real = 0:10:53, mem = 2374.6M, totSessionCpu=2:30:30 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:57, real = 0:10:56, mem = 2374.6M, totSessionCpu=2:30:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=2431.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2431.9M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 61819,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:15.1 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:17.0  real=0:00:17.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61819,  2.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.7 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:24.3 real=0:00:24.0 totSessionCpu=0:01:52 mem=0.0M)
** Profile ** Overall slacks :  cpu=-2:0-8:00.-3, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:27.8, mem=2431.9M
** Profile ** Total reports :  cpu=0:00:01.8, mem=2376.7M
** Profile ** DRVs :  cpu=0:00:01.3, mem=2376.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.865  | -0.520  | -0.865  |
|           TNS (ns):| -1286.3 | -1189.5 | -96.849 |
|    Violating Paths:|  4323   |  4094   |   229   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.361  | -0.258  | -0.361  |
|           TNS (ns):|-713.249 | -63.046 |-676.451 |
|    Violating Paths:|  8500   |  1042   |  7921   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.964%
       (98.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2376.7M
**optDesign ... cpu = 0:11:29, real = 0:11:28, mem = 2374.6M, totSessionCpu=2:31:04 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2324.6M, totSessionCpu=2:31:10 **
#Created 847 library cell signatures
#Created 61819 NETS and 0 SPECIALNETS signatures
#Created 117504 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2017.65 (MB), peak = 2233.53 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2017.65 (MB), peak = 2233.53 (MB)
Begin checking placement ... (start mem=2324.6M, init mem=2324.6M)
*info: Placed = 117503         (Fixed = 189)
*info: Unplaced = 0           
Placement Density:98.73%(450226/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2324.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57551

Instance distribution across the VT partitions:

 LVT : inst = 25863 (44.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 25863 (44.9%)

 HVT : inst = 31664 (55.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31664 (55.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117503 and nets=61819 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2311.8M)
Extracted 10.0002% (CPU Time= 0:00:02.4  MEM= 2367.9M)
Extracted 20.0002% (CPU Time= 0:00:02.9  MEM= 2367.9M)
Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 2367.9M)
Extracted 40.0002% (CPU Time= 0:00:04.5  MEM= 2371.9M)
Extracted 50.0002% (CPU Time= 0:00:06.7  MEM= 2371.9M)
Extracted 60.0002% (CPU Time= 0:00:07.3  MEM= 2371.9M)
Extracted 70.0002% (CPU Time= 0:00:07.9  MEM= 2371.9M)
Extracted 80.0003% (CPU Time= 0:00:08.6  MEM= 2371.9M)
Extracted 90.0003% (CPU Time= 0:00:09.7  MEM= 2371.9M)
Extracted 100% (CPU Time= 0:00:12.1  MEM= 2371.9M)
Number of Extracted Resistors     : 1284598
Number of Extracted Ground Cap.   : 1257183
Number of Extracted Coupling Cap. : 2195312
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2351.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.2  Real Time: 0:00:14.0  MEM: 2351.855M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61819,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2401.03 CPU=0:00:16.3 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:18.0  real=0:00:18.0  mem= 2401.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61819,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2377.07 CPU=0:00:06.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 2377.1M) ***
*** Done Building Timing Graph (cpu=0:00:30.3 real=0:00:31.0 totSessionCpu=2:32:00 mem=2377.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2377.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2377.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2377.1M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2377.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.865  | -0.520  | -0.865  |
|           TNS (ns):| -1286.3 | -1189.5 | -96.849 |
|    Violating Paths:|  4323   |  4094   |   229   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.964%
       (98.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2377.1M
**optDesign ... cpu = 0:00:54, real = 0:00:53, mem = 2283.5M, totSessionCpu=2:32:03 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 2350.28M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 376 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.87 |          0|          0|          0|  98.73  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.87 |          0|          0|          0|  98.73  |   0:00:00.0|    2592.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 376 constrained nets 
Layer 7 has 634 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2592.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:06, real = 0:01:04, mem = 2444.3M, totSessionCpu=2:32:15 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2444.32M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2444.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2444.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2454.3M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2454.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2444.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.865  | -0.520  | -0.865  |
|           TNS (ns):| -1286.3 | -1189.5 | -96.849 |
|    Violating Paths:|  4323   |  4094   |   229   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.964%
       (98.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2454.3M
**optDesign ... cpu = 0:01:09, real = 0:01:07, mem = 2444.3M, totSessionCpu=2:32:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=2434.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2434.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2434.8M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2434.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.865  | -0.520  | -0.865  |
|           TNS (ns):| -1286.3 | -1189.5 | -96.849 |
|    Violating Paths:|  4323   |  4094   |   229   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.964%
       (98.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2434.8M
**optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 2377.6M, totSessionCpu=2:32:23 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 15:30:25 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61817 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1843/61642 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2026.42 (MB), peak = 2233.53 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -0.97 (MB)
#Total memory = 2026.42 (MB)
#Peak memory = 2233.53 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2028.43 (MB), peak = 2233.53 (MB)
#start 1st optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            4        4
#	Totals        4        4
#    number of process antenna violations = 49
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2041.01 (MB), peak = 2233.53 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2045.68 (MB), peak = 2233.53 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2032.04 (MB), peak = 2233.53 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1619737 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1491 um.
#Total wire length on LAYER M2 = 355593 um.
#Total wire length on LAYER M3 = 515225 um.
#Total wire length on LAYER M4 = 343667 um.
#Total wire length on LAYER M5 = 196802 um.
#Total wire length on LAYER M6 = 96939 um.
#Total wire length on LAYER M7 = 48541 um.
#Total wire length on LAYER M8 = 61480 um.
#Total number of vias = 487837
#Total number of multi-cut vias = 342343 ( 70.2%)
#Total number of single cut vias = 145494 ( 29.8%)
#Up-Via Summary (total 487837):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140342 ( 66.8%)     69650 ( 33.2%)     209992
#  Metal 2        3190 (  1.7%)    188864 ( 98.3%)     192054
#  Metal 3         575 (  1.1%)     50072 ( 98.9%)      50647
#  Metal 4         319 (  1.8%)     17791 ( 98.2%)      18110
#  Metal 5          46 (  0.6%)      7946 ( 99.4%)       7992
#  Metal 6         337 (  7.2%)      4347 ( 92.8%)       4684
#  Metal 7         685 ( 15.7%)      3673 ( 84.3%)       4358
#-----------------------------------------------------------
#               145494 ( 29.8%)    342343 ( 70.2%)     487837 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 3.63 (MB)
#Total memory = 2030.05 (MB)
#Peak memory = 2233.53 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2031.79 (MB), peak = 2233.53 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1619737 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1491 um.
#Total wire length on LAYER M2 = 355593 um.
#Total wire length on LAYER M3 = 515225 um.
#Total wire length on LAYER M4 = 343667 um.
#Total wire length on LAYER M5 = 196802 um.
#Total wire length on LAYER M6 = 96939 um.
#Total wire length on LAYER M7 = 48541 um.
#Total wire length on LAYER M8 = 61480 um.
#Total number of vias = 487837
#Total number of multi-cut vias = 342343 ( 70.2%)
#Total number of single cut vias = 145494 ( 29.8%)
#Up-Via Summary (total 487837):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140342 ( 66.8%)     69650 ( 33.2%)     209992
#  Metal 2        3190 (  1.7%)    188864 ( 98.3%)     192054
#  Metal 3         575 (  1.1%)     50072 ( 98.9%)      50647
#  Metal 4         319 (  1.8%)     17791 ( 98.2%)      18110
#  Metal 5          46 (  0.6%)      7946 ( 99.4%)       7992
#  Metal 6         337 (  7.2%)      4347 ( 92.8%)       4684
#  Metal 7         685 ( 15.7%)      3673 ( 84.3%)       4358
#-----------------------------------------------------------
#               145494 ( 29.8%)    342343 ( 70.2%)     487837 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.83% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2056.88 (MB), peak = 2233.53 (MB)
#    number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2061.39 (MB), peak = 2233.53 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 410
#Total wire length = 1619737 um.
#Total half perimeter of net bounding box = 1381226 um.
#Total wire length on LAYER M1 = 1491 um.
#Total wire length on LAYER M2 = 355593 um.
#Total wire length on LAYER M3 = 515225 um.
#Total wire length on LAYER M4 = 343667 um.
#Total wire length on LAYER M5 = 196802 um.
#Total wire length on LAYER M6 = 96939 um.
#Total wire length on LAYER M7 = 48541 um.
#Total wire length on LAYER M8 = 61480 um.
#Total number of vias = 487837
#Total number of multi-cut vias = 342606 ( 70.2%)
#Total number of single cut vias = 145231 ( 29.8%)
#Up-Via Summary (total 487837):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140341 ( 66.8%)     69651 ( 33.2%)     209992
#  Metal 2        3142 (  1.6%)    188912 ( 98.4%)     192054
#  Metal 3         530 (  1.0%)     50117 ( 99.0%)      50647
#  Metal 4         269 (  1.5%)     17841 ( 98.5%)      18110
#  Metal 5          44 (  0.6%)      7948 ( 99.4%)       7992
#  Metal 6         284 (  6.1%)      4400 ( 93.9%)       4684
#  Metal 7         621 ( 14.2%)      3737 ( 85.8%)       4358
#-----------------------------------------------------------
#               145231 ( 29.8%)    342606 ( 70.2%)     487837 
#
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 33.23 (MB)
#Total memory = 2059.66 (MB)
#Peak memory = 2233.53 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 61819 NETS and 0 SPECIALNETS signatures
#Created 117504 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2068.48 (MB), peak = 2233.53 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2068.60 (MB), peak = 2233.53 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:30
#Increased memory = -98.29 (MB)
#Total memory = 1999.91 (MB)
#Peak memory = 2233.53 (MB)
#Number of warnings = 1
#Total number of warnings = 179
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 15:30:55 2025
#
**optDesign ... cpu = 0:01:44, real = 0:01:42, mem = 2341.7M, totSessionCpu=2:32:54 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117503 and nets=61819 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2341.7M)
Extracted 10.0003% (CPU Time= 0:00:02.4  MEM= 2389.7M)
Extracted 20.0002% (CPU Time= 0:00:02.9  MEM= 2389.7M)
Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 2389.7M)
Extracted 40.0002% (CPU Time= 0:00:04.6  MEM= 2393.7M)
Extracted 50.0003% (CPU Time= 0:00:06.8  MEM= 2393.7M)
Extracted 60.0003% (CPU Time= 0:00:07.5  MEM= 2393.7M)
Extracted 70.0002% (CPU Time= 0:00:08.1  MEM= 2393.7M)
Extracted 80.0002% (CPU Time= 0:00:08.8  MEM= 2393.7M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 2393.7M)
Extracted 100% (CPU Time= 0:00:12.4  MEM= 2393.7M)
Number of Extracted Resistors     : 1284728
Number of Extracted Ground Cap.   : 1257269
Number of Extracted Coupling Cap. : 2195396
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2381.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.6  Real Time: 0:00:15.0  MEM: 2381.723M)
**optDesign ... cpu = 0:02:00, real = 0:01:57, mem = 2339.7M, totSessionCpu=2:33:09 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61819,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2439.97 CPU=0:00:15.9 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:19.8  real=0:00:19.0  mem= 2440.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61819,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2416.01 CPU=0:00:06.2 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2416.0M) ***
*** Done Building Timing Graph (cpu=0:00:32.7 real=0:00:33.0 totSessionCpu=2:33:42 mem=2416.0M)
**optDesign ... cpu = 0:02:32, real = 0:02:30, mem = 2345.3M, totSessionCpu=2:33:42 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:35, real = 0:02:32, mem = 2345.3M, totSessionCpu=2:33:44 **
** Profile ** Start :  cpu=0:00:00.0, mem=2402.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2402.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2402.5M
** Profile ** Total reports :  cpu=0:00:02.5, mem=2347.3M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2347.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.865  | -0.520  | -0.865  |
|           TNS (ns):| -1286.3 | -1189.5 | -96.850 |
|    Violating Paths:|  4323   |  4094   |   229   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.964%
       (98.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2347.3M
**optDesign ... cpu = 0:02:40, real = 0:02:38, mem = 2345.3M, totSessionCpu=2:33:50 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2313.3M, totSessionCpu=2:33:56 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 61819 NETS and 0 SPECIALNETS signatures
#Created 117504 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2053.21 (MB), peak = 2233.53 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2053.21 (MB), peak = 2233.53 (MB)
Begin checking placement ... (start mem=2313.3M, init mem=2313.3M)
*info: Placed = 117503         (Fixed = 189)
*info: Unplaced = 0           
Placement Density:98.73%(450226/456030)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=2313.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57551

Instance distribution across the VT partitions:

 LVT : inst = 25863 (44.9%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 25863 (44.9%)

 HVT : inst = 31664 (55.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31664 (55.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117503 and nets=61819 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2300.4M)
Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 2372.5M)
Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 2372.5M)
Extracted 30.0002% (CPU Time= 0:00:03.7  MEM= 2372.5M)
Extracted 40.0002% (CPU Time= 0:00:04.7  MEM= 2376.5M)
Extracted 50.0003% (CPU Time= 0:00:06.9  MEM= 2376.5M)
Extracted 60.0003% (CPU Time= 0:00:07.5  MEM= 2376.5M)
Extracted 70.0002% (CPU Time= 0:00:08.1  MEM= 2376.5M)
Extracted 80.0002% (CPU Time= 0:00:08.9  MEM= 2376.5M)
Extracted 90.0002% (CPU Time= 0:00:09.9  MEM= 2376.5M)
Extracted 100% (CPU Time= 0:00:12.3  MEM= 2376.5M)
Number of Extracted Resistors     : 1284728
Number of Extracted Ground Cap.   : 1257269
Number of Extracted Coupling Cap. : 2195396
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2356.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.4  Real Time: 0:00:15.0  MEM: 2356.496M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61819,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2424.01 CPU=0:00:16.1 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:17.8  real=0:00:18.0  mem= 2424.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61819,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2400.05 CPU=0:00:06.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:06.3  real=0:00:07.0  mem= 2400.1M) ***
*** Done Building Timing Graph (cpu=0:00:29.5 real=0:00:29.0 totSessionCpu=2:34:46 mem=2400.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2400.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2400.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2400.1M
** Profile ** DRVs :  cpu=0:00:02.0, mem=2400.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.865  | -0.520  | -0.865  |
|           TNS (ns):| -1286.3 | -1189.5 | -96.850 |
|    Violating Paths:|  4323   |  4094   |   229   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.964%
       (98.727% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2400.1M
**optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 2280.6M, totSessionCpu=2:34:49 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.865
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 376 clock nets excluded from IPO operation.
*info: 376 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.865 TNS Slack -1286.340 Density 98.73
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.520|   -0.865|-1189.491|-1286.340|    98.73%|   0:00:00.0| 2501.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
|  -0.520|   -0.865|-1188.954|-1285.803|    98.73%|   0:00:01.0| 2501.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.496|   -0.910|-1199.722|-1303.060|    98.73%|   0:00:14.0| 2544.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.496|   -0.910|-1199.672|-1303.010|    98.73%|   0:00:00.0| 2544.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.496|   -0.910|-1199.672|-1303.010|    98.73%|   0:00:05.0| 2555.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:20.0 mem=2555.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.4 real=0:00:20.0 mem=2555.9M) ***
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1303.010 Density 98.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 382 constrained nets 
Layer 7 has 634 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.5 real=0:00:22.0 mem=2555.9M) ***
*** Starting refinePlace (2:35:22 mem=2544.8M) ***
Density distribution unevenness ratio = 0.786%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2544.8MB
Summary Report:
Instances move: 0 (out of 57370 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2544.8MB
*** Finished refinePlace (2:35:23 mem=2544.8M) ***
Density distribution unevenness ratio = 0.784%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 382 clock nets excluded from IPO operation.
*info: 382 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1303.010 Density 98.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.496|   -0.910|-1199.672|-1303.010|    98.73%|   0:00:00.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
|  -0.496|   -0.910|-1197.629|-1300.967|    98.73%|   0:00:03.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.496|   -0.910|-1197.213|-1300.551|    98.73%|   0:00:00.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.496|   -0.910|-1195.487|-1298.825|    98.73%|   0:00:00.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.496|   -0.910|-1195.723|-1299.061|    98.73%|   0:00:02.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_109_/E                            |
|  -0.496|   -0.910|-1194.256|-1297.595|    98.72%|   0:00:01.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
|  -0.496|   -0.910|-1194.165|-1297.503|    98.72%|   0:00:00.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
|  -0.496|   -0.910|-1192.347|-1295.685|    98.72%|   0:00:00.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_66_/E                             |
|  -0.496|   -0.910|-1192.078|-1295.416|    98.72%|   0:00:01.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_42_/E                             |
|  -0.496|   -0.910|-1191.801|-1295.139|    98.72%|   0:00:01.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_96_/E                             |
|  -0.496|   -0.910|-1191.783|-1295.121|    98.72%|   0:00:00.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_96_/E                             |
|  -0.496|   -0.910|-1191.483|-1294.821|    98.72%|   0:00:01.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_93_/D                           |
|  -0.496|   -0.910|-1191.293|-1294.631|    98.72%|   0:00:01.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.496|   -0.910|-1191.256|-1294.595|    98.72%|   0:00:00.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_14_/D                                       |
|  -0.496|   -0.910|-1192.017|-1295.356|    98.72%|   0:00:02.0| 2555.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_108_/D                          |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 29 and inserted 20 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.494|   -0.910|-1150.163|-1256.678|    98.72%|   0:00:27.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.494|   -0.910|-1149.873|-1256.387|    98.72%|   0:00:00.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.494|   -0.910|-1149.417|-1255.931|    98.72%|   0:00:00.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_11_/D                                       |
|  -0.494|   -0.910|-1148.673|-1255.188|    98.72%|   0:00:00.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.494|   -0.910|-1148.420|-1254.934|    98.72%|   0:00:00.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -0.494|   -0.910|-1148.391|-1254.906|    98.72%|   0:00:00.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_95_/E                             |
|  -0.494|   -0.910|-1148.132|-1254.646|    98.73%|   0:00:01.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_78_/E                             |
|  -0.494|   -0.910|-1148.107|-1254.621|    98.73%|   0:00:00.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_115_/D                          |
|  -0.494|   -0.910|-1148.109|-1254.623|    98.73%|   0:00:01.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
|  -0.494|   -0.910|-1147.686|-1254.200|    98.73%|   0:00:01.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
|  -0.494|   -0.910|-1147.613|-1254.127|    98.73%|   0:00:00.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.494|   -0.910|-1147.613|-1254.127|    98.73%|   0:00:01.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_7_/D                                       |
|  -0.494|   -0.910|-1147.285|-1253.799|    98.73%|   0:00:00.0| 2603.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 4 and inserted 9 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.494|   -0.910|-1139.360|-1247.115|    98.73%|   0:00:18.0| 2632.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_49_/D                           |
|  -0.494|   -0.910|-1139.279|-1247.034|    98.73%|   0:00:00.0| 2632.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.494|   -0.910|-1139.260|-1247.015|    98.73%|   0:00:01.0| 2632.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.494|   -0.910|-1139.238|-1246.993|    98.73%|   0:00:00.0| 2632.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.494|   -0.910|-1139.168|-1246.924|    98.73%|   0:00:00.0| 2632.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_113_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.494|   -0.910|-1139.102|-1246.858|    98.73%|   0:00:01.0| 2632.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory10_reg_70_/D |
|  -0.494|   -0.910|-1138.978|-1246.733|    98.73%|   0:00:00.0| 2632.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory10_reg_70_/D |
|  -0.494|   -0.910|-1138.952|-1246.707|    98.73%|   0:00:01.0| 2632.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory10_reg_70_/D |
|  -0.494|   -0.910|-1138.336|-1246.092|    98.73%|   0:00:00.0| 2651.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.494|   -0.910|-1137.985|-1245.741|    98.73%|   0:00:01.0| 2632.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
|  -0.494|   -0.910|-1137.876|-1245.631|    98.73%|   0:00:00.0| 2670.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.494|   -0.910|-1137.780|-1245.536|    98.73%|   0:00:01.0| 2670.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.494|   -0.910|-1137.732|-1245.488|    98.73%|   0:00:00.0| 2670.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.494|   -0.910|-1137.732|-1245.488|    98.73%|   0:00:01.0| 2670.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_3_/E                              |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:01:07 mem=2670.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:01:07 mem=2670.6M) ***
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1245.488 Density 98.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 118 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 411 constrained nets 
Layer 7 has 635 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2670.6M) ***
*** Starting refinePlace (2:36:40 mem=2651.5M) ***
Density distribution unevenness ratio = 0.772%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2651.5MB
Summary Report:
Instances move: 0 (out of 57424 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 2651.5MB
*** Finished refinePlace (2:36:41 mem=2651.5M) ***
Density distribution unevenness ratio = 0.770%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.494 ns
Total 0 nets layer assigned (1.4).
GigaOpt: setting up router preferences
        design wns: -0.4941
        slack threshold: 0.9259
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1843 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.910 ns
Total 1 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.9100
        slack threshold: 0.5100
GigaOpt: 5 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1843 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2616.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2616.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2616.7M
** Profile ** DRVs :  cpu=0:00:02.0, mem=2616.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.910  | -0.494  | -0.910  |
|           TNS (ns):| -1245.6 | -1137.8 |-107.756 |
|    Violating Paths:|  4251   |  4019   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.969%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2616.7M
**optDesign ... cpu = 0:02:54, real = 0:02:52, mem = 2442.6M, totSessionCpu=2:36:50 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 15:34:49 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_20403_0 connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_10697_0 at location ( 411.500 644.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_10697_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC7169_CTS_345 connects to NET core_instance/FE_USKN7169_CTS_345 at location ( 381.900 131.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN7169_CTS_345 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC7169_CTS_345 connects to NET core_instance/FE_USKN7111_CTS_345 at location ( 383.900 131.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN7111_CTS_345 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC7089_CTS_343 connects to NET core_instance/FE_USKN7089_CTS_343 at location ( 426.900 87.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN7089_CTS_343 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/CTS_ccl_BUF_clk_G0_L5_44 connects to NET core_instance/ofifo_inst/FE_USKN7088_CTS_11 at location ( 443.100 470.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/FE_USKN7088_CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC7069_CTS_340 connects to NET core_instance/FE_USKN7069_CTS_340 at location ( 459.500 120.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN7069_CTS_340 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_49 connects to NET core_instance/mac_array_instance/CTS_83 at location ( 389.300 559.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_42 connects to NET core_instance/mac_array_instance/CTS_83 at location ( 393.100 538.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_51 connects to NET core_instance/mac_array_instance/CTS_83 at location ( 272.100 581.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_83 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_51 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 at location ( 274.500 581.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_36 connects to NET core_instance/CTS_415 at location ( 229.100 570.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_415 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_36 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_13 at location ( 232.100 570.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_30 connects to NET core_instance/mac_array_instance/CTS_77 at location ( 498.700 581.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_100_ connects to NET core_instance/mac_array_instance/CTS_75 at location ( 630.100 527.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_75 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_30 connects to NET core_instance/mac_array_instance/CTS_74 at location ( 502.500 581.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_74 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/CTS_ccl_BUF_clk_G0_L5_69 connects to NET core_instance/CTS_356 at location ( 203.300 167.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_356 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_55 connects to NET core_instance/CTS_345 at location ( 487.500 69.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_345 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC7089_CTS_343 connects to NET core_instance/CTS_343 at location ( 429.900 86.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_343 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC7069_CTS_340 connects to NET core_instance/CTS_340 at location ( 462.700 121.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_340 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/CTS_ccl_BUF_clk_G0_L5_44 connects to NET core_instance/CTS_337 at location ( 440.500 469.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_337 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_332 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_330 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 48 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 65
#  Number of instances deleted (including moved) = 18
#  Number of instances resized = 155
#  Number of instances with pin swaps = 2
#  Total number of placement changes (moved instances are counted twice) = 238
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61864 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1843/61689 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2017.91 (MB), peak = 2337.70 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 499.050 368.795 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 493.650 372.395 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 508.050 408.395 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 555.850 372.395 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 515.195 173.000 ) on M1 for NET core_instance/CTS_330. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 508.050 228.395 ) on M1 for NET core_instance/CTS_332. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 447.205 446.600 ) on M1 for NET core_instance/CTS_334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 448.405 448.200 ) on M1 for NET core_instance/CTS_334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 375.000 464.800 ) on M1 for NET core_instance/CTS_337. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 440.600 469.800 ) on M1 for NET core_instance/CTS_337. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 461.400 120.700 ) on M1 for NET core_instance/CTS_340. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 428.800 86.500 ) on M1 for NET core_instance/CTS_343. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 487.650 69.995 ) on M1 for NET core_instance/CTS_345. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 203.450 167.195 ) on M1 for NET core_instance/CTS_356. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 456.520 169.300 ) on M1 for NET core_instance/CTS_361. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 229.250 570.395 ) on M1 for NET core_instance/CTS_415. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 561.910 345.730 ) on M1 for NET core_instance/FE_USKN7061_CTS_332. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 459.650 120.395 ) on M1 for NET core_instance/FE_USKN7069_CTS_340. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 619.510 169.300 ) on M1 for NET core_instance/FE_USKN7079_CTS_330. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 427.050 86.800 ) on M1 for NET core_instance/FE_USKN7089_CTS_343. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#457 routed nets are extracted.
#    191 (0.31%) extracted nets are partially routed.
#61197 routed nets are imported.
#35 (0.06%) nets are without wires.
#177 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61866.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 191
#
#Start data preparation...
#
#Data preparation is done on Mon Mar  3 15:34:59 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar  3 15:35:03 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.25%
#  Metal 2        V        3394          84       53824     0.94%
#  Metal 3        H        3474           0       53824     0.10%
#  Metal 4        V        2464        1014       53824     5.11%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21416       4.23%  430592    12.55%
#
#  452 nets (0.73%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2022.56 (MB), peak = 2337.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2022.74 (MB), peak = 2337.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2030.00 (MB), peak = 2337.70 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2023.43 (MB), peak = 2337.70 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2030.87 (MB), peak = 2337.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 177 (skipped).
#Total number of routable nets = 61689.
#Total number of nets in the design = 61866.
#
#226 routable nets have only global wires.
#61463 routable nets have only detail routed wires.
#84 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1113 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 71                 13             142  
#-------------------------------------------------------------------
#        Total                 71                 13             142  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                452                745           60492  
#-------------------------------------------------------------------
#        Total                452                745           60492  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      4(0.01%)      3(0.01%)   (0.01%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      4(0.00%)      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 1620943 um.
#Total half perimeter of net bounding box = 1382365 um.
#Total wire length on LAYER M1 = 1490 um.
#Total wire length on LAYER M2 = 355629 um.
#Total wire length on LAYER M3 = 515832 um.
#Total wire length on LAYER M4 = 344174 um.
#Total wire length on LAYER M5 = 196800 um.
#Total wire length on LAYER M6 = 96938 um.
#Total wire length on LAYER M7 = 48583 um.
#Total wire length on LAYER M8 = 61498 um.
#Total number of vias = 488128
#Total number of multi-cut vias = 342530 ( 70.2%)
#Total number of single cut vias = 145598 ( 29.8%)
#Up-Via Summary (total 488128):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140453 ( 66.9%)     69625 ( 33.1%)     210078
#  Metal 2        3264 (  1.7%)    188872 ( 98.3%)     192136
#  Metal 3         633 (  1.2%)     50108 ( 98.8%)      50741
#  Metal 4         278 (  1.5%)     17841 ( 98.5%)      18119
#  Metal 5          51 (  0.6%)      7948 ( 99.4%)       7999
#  Metal 6         292 (  6.2%)      4399 ( 93.8%)       4691
#  Metal 7         627 ( 14.4%)      3737 ( 85.6%)       4364
#-----------------------------------------------------------
#               145598 ( 29.8%)    342530 ( 70.2%)     488128 
#
#Total number of involved priority nets 68
#Maximum src to sink distance for priority net 224.2
#Average of max src_to_sink distance for priority net 60.6
#Average of ave src_to_sink distance for priority net 42.5
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2031.88 (MB), peak = 2337.70 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2018.95 (MB), peak = 2337.70 (MB)
#Start Track Assignment.
#Done with 97 horizontal wires in 2 hboxes and 71 vertical wires in 2 hboxes.
#Done with 21 horizontal wires in 2 hboxes and 4 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 1621037 um.
#Total half perimeter of net bounding box = 1382365 um.
#Total wire length on LAYER M1 = 1525 um.
#Total wire length on LAYER M2 = 355633 um.
#Total wire length on LAYER M3 = 515869 um.
#Total wire length on LAYER M4 = 344185 um.
#Total wire length on LAYER M5 = 196800 um.
#Total wire length on LAYER M6 = 96938 um.
#Total wire length on LAYER M7 = 48585 um.
#Total wire length on LAYER M8 = 61502 um.
#Total number of vias = 488128
#Total number of multi-cut vias = 342530 ( 70.2%)
#Total number of single cut vias = 145598 ( 29.8%)
#Up-Via Summary (total 488128):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140453 ( 66.9%)     69625 ( 33.1%)     210078
#  Metal 2        3264 (  1.7%)    188872 ( 98.3%)     192136
#  Metal 3         633 (  1.2%)     50108 ( 98.8%)      50741
#  Metal 4         278 (  1.5%)     17841 ( 98.5%)      18119
#  Metal 5          51 (  0.6%)      7948 ( 99.4%)       7999
#  Metal 6         292 (  6.2%)      4399 ( 93.8%)       4691
#  Metal 7         627 ( 14.4%)      3737 ( 85.6%)       4364
#-----------------------------------------------------------
#               145598 ( 29.8%)    342530 ( 70.2%)     488128 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2110.07 (MB), peak = 2337.70 (MB)
#
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 90.88 (MB)
#Total memory = 2110.07 (MB)
#Peak memory = 2337.70 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.9% of the total area was rechecked for DRC, and 10.2% required routing.
#    number of violations = 27
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1            9        0        0        2        3       14
#	M2            6        3        3        0        0       12
#	M3            0        0        1        0        0        1
#	Totals       15        3        4        2        3       27
#220 out of 117550 instances need to be verified(marked ipoed).
#6.5% of the total area is being checked for drcs
#6.5% of the total area was checked
#    number of violations = 197
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           90       10       35       43        3      181
#	M2            6        3        5        0        0       14
#	M3            0        0        2        0        0        2
#	Totals       96       13       42       43        3      197
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 2085.50 (MB), peak = 2337.70 (MB)
#start 1st optimization iteration ...
#    number of violations = 85
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           38        7        2       23        1        0       71
#	M2            0        0       13        0        0        1       14
#	Totals       38        7       15       23        1        1       85
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2065.51 (MB), peak = 2337.70 (MB)
#start 2nd optimization iteration ...
#    number of violations = 72
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           38        7        2       23       70
#	M2            1        0        1        0        2
#	Totals       39        7        3       23       72
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2091.02 (MB), peak = 2337.70 (MB)
#start 3rd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            2        2
#	Totals        2        2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2100.66 (MB), peak = 2337.70 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2100.88 (MB), peak = 2337.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 1620827 um.
#Total half perimeter of net bounding box = 1382365 um.
#Total wire length on LAYER M1 = 1486 um.
#Total wire length on LAYER M2 = 355449 um.
#Total wire length on LAYER M3 = 515857 um.
#Total wire length on LAYER M4 = 344224 um.
#Total wire length on LAYER M5 = 196804 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48581 um.
#Total wire length on LAYER M8 = 61485 um.
#Total number of vias = 488455
#Total number of multi-cut vias = 341487 ( 69.9%)
#Total number of single cut vias = 146968 ( 30.1%)
#Up-Via Summary (total 488455):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140647 ( 66.9%)     69443 ( 33.1%)     210090
#  Metal 2        4005 (  2.1%)    188278 ( 97.9%)     192283
#  Metal 3        1001 (  2.0%)     49887 ( 98.0%)      50888
#  Metal 4         322 (  1.8%)     17811 ( 98.2%)      18133
#  Metal 5          53 (  0.7%)      7949 ( 99.3%)       8002
#  Metal 6         308 (  6.6%)      4390 ( 93.4%)       4698
#  Metal 7         632 ( 14.5%)      3729 ( 85.5%)       4361
#-----------------------------------------------------------
#               146968 ( 30.1%)    341487 ( 69.9%)     488455 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = -79.64 (MB)
#Total memory = 2030.43 (MB)
#Peak memory = 2337.70 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2032.16 (MB), peak = 2337.70 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 1620827 um.
#Total half perimeter of net bounding box = 1382365 um.
#Total wire length on LAYER M1 = 1486 um.
#Total wire length on LAYER M2 = 355449 um.
#Total wire length on LAYER M3 = 515857 um.
#Total wire length on LAYER M4 = 344224 um.
#Total wire length on LAYER M5 = 196804 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48581 um.
#Total wire length on LAYER M8 = 61485 um.
#Total number of vias = 488455
#Total number of multi-cut vias = 341487 ( 69.9%)
#Total number of single cut vias = 146968 ( 30.1%)
#Up-Via Summary (total 488455):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140647 ( 66.9%)     69443 ( 33.1%)     210090
#  Metal 2        4005 (  2.1%)    188278 ( 97.9%)     192283
#  Metal 3        1001 (  2.0%)     49887 ( 98.0%)      50888
#  Metal 4         322 (  1.8%)     17811 ( 98.2%)      18133
#  Metal 5          53 (  0.7%)      7949 ( 99.3%)       8002
#  Metal 6         308 (  6.6%)      4390 ( 93.4%)       4698
#  Metal 7         632 ( 14.5%)      3729 ( 85.5%)       4361
#-----------------------------------------------------------
#               146968 ( 30.1%)    341487 ( 69.9%)     488455 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#12.84% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2055.34 (MB), peak = 2337.70 (MB)
#    number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2057.04 (MB), peak = 2337.70 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 1620827 um.
#Total half perimeter of net bounding box = 1382365 um.
#Total wire length on LAYER M1 = 1486 um.
#Total wire length on LAYER M2 = 355449 um.
#Total wire length on LAYER M3 = 515857 um.
#Total wire length on LAYER M4 = 344224 um.
#Total wire length on LAYER M5 = 196804 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48581 um.
#Total wire length on LAYER M8 = 61485 um.
#Total number of vias = 488455
#Total number of multi-cut vias = 343276 ( 70.3%)
#Total number of single cut vias = 145179 ( 29.7%)
#Up-Via Summary (total 488455):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140358 ( 66.8%)     69732 ( 33.2%)     210090
#  Metal 2        3128 (  1.6%)    189155 ( 98.4%)     192283
#  Metal 3         522 (  1.0%)     50366 ( 99.0%)      50888
#  Metal 4         254 (  1.4%)     17879 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         605 ( 13.9%)      3756 ( 86.1%)       4361
#-----------------------------------------------------------
#               145179 ( 29.7%)    343276 ( 70.3%)     488455 
#
#detailRoute Statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = -54.76 (MB)
#Total memory = 2055.30 (MB)
#Peak memory = 2337.70 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 61866 NETS and 0 SPECIALNETS signatures
#Created 117551 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2063.88 (MB), peak = 2337.70 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2064.00 (MB), peak = 2337.70 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:34
#Elapsed time = 00:01:33
#Increased memory = -110.10 (MB)
#Total memory = 2000.93 (MB)
#Peak memory = 2337.70 (MB)
#Number of warnings = 63
#Total number of warnings = 242
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 15:36:22 2025
#
**optDesign ... cpu = 0:04:28, real = 0:04:25, mem = 2400.2M, totSessionCpu=2:38:24 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117550 and nets=61866 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2400.2M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 2448.3M)
Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 2448.3M)
Extracted 30.0003% (CPU Time= 0:00:03.7  MEM= 2448.3M)
Extracted 40.0002% (CPU Time= 0:00:04.6  MEM= 2452.3M)
Extracted 50.0002% (CPU Time= 0:00:06.8  MEM= 2452.3M)
Extracted 60.0003% (CPU Time= 0:00:07.5  MEM= 2452.3M)
Extracted 70.0002% (CPU Time= 0:00:08.1  MEM= 2452.3M)
Extracted 80.0002% (CPU Time= 0:00:08.9  MEM= 2452.3M)
Extracted 90.0002% (CPU Time= 0:00:10.0  MEM= 2452.3M)
Extracted 100% (CPU Time= 0:00:12.4  MEM= 2452.3M)
Number of Extracted Resistors     : 1285527
Number of Extracted Ground Cap.   : 1257921
Number of Extracted Coupling Cap. : 2197336
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2440.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.6  Real Time: 0:00:15.0  MEM: 2440.246M)
**optDesign ... cpu = 0:04:44, real = 0:04:40, mem = 2398.2M, totSessionCpu=2:38:39 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61866,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2495.98 CPU=0:00:15.8 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:19.5  real=0:00:19.0  mem= 2496.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61866,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2472.03 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:07.0  mem= 2472.0M) ***
*** Done Building Timing Graph (cpu=0:00:32.1 real=0:00:32.0 totSessionCpu=2:39:11 mem=2472.0M)
**optDesign ... cpu = 0:05:16, real = 0:05:12, mem = 2401.3M, totSessionCpu=2:39:11 **
*** Timing NOT met, worst failing slack is -0.910
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 411 clock nets excluded from IPO operation.
*info: 411 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1250.508 Density 98.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.496|   -0.910|-1142.932|-1250.508|    98.73%|   0:00:00.0| 2632.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
|  -0.496|   -0.910|-1142.932|-1250.508|    98.73%|   0:00:02.0| 2632.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -0.496|   -0.910|-1142.932|-1250.508|    98.73%|   0:00:00.0| 2632.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_36_/D                           |
|  -0.496|   -0.910|-1142.932|-1250.508|    98.73%|   0:00:01.0| 2632.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.496|   -0.910|-1142.932|-1250.508|    98.73%|   0:00:00.0| 2632.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.496|   -0.910|-1142.932|-1250.508|    98.73%|   0:00:00.0| 2632.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=2632.3M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:04.0 mem=2632.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 411 constrained nets 
Layer 7 has 636 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.5 real=0:00:05.0 mem=2632.3M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:26, real = 0:05:23, mem = 2483.3M, totSessionCpu=2:39:22 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2483.30M, totSessionCpu=2:39:23 .
**optDesign ... cpu = 0:05:28, real = 0:05:24, mem = 2483.3M, totSessionCpu=2:39:23 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1938.90MB/1938.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1939.23MB/1939.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1939.27MB/1939.27MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 15:37:22 (2025-Mar-03 23:37:22 GMT)
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT): 10%
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT): 20%
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT): 30%
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT): 40%
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT): 50%
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT): 60%
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT): 70%
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT): 80%
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT): 90%

Finished Levelizing
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT)

Starting Activity Propagation
2025-Mar-03 15:37:23 (2025-Mar-03 23:37:23 GMT)
2025-Mar-03 15:37:24 (2025-Mar-03 23:37:24 GMT): 10%
2025-Mar-03 15:37:24 (2025-Mar-03 23:37:24 GMT): 20%

Finished Activity Propagation
2025-Mar-03 15:37:26 (2025-Mar-03 23:37:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=1941.14MB/1941.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 15:37:26 (2025-Mar-03 23:37:26 GMT)
 ... Calculating switching power
2025-Mar-03 15:37:26 (2025-Mar-03 23:37:26 GMT): 10%
2025-Mar-03 15:37:26 (2025-Mar-03 23:37:26 GMT): 20%
2025-Mar-03 15:37:26 (2025-Mar-03 23:37:26 GMT): 30%
2025-Mar-03 15:37:26 (2025-Mar-03 23:37:26 GMT): 40%
2025-Mar-03 15:37:26 (2025-Mar-03 23:37:26 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 15:37:27 (2025-Mar-03 23:37:27 GMT): 60%
2025-Mar-03 15:37:28 (2025-Mar-03 23:37:28 GMT): 70%
2025-Mar-03 15:37:30 (2025-Mar-03 23:37:30 GMT): 80%
2025-Mar-03 15:37:30 (2025-Mar-03 23:37:30 GMT): 90%

Finished Calculating power
2025-Mar-03 15:37:31 (2025-Mar-03 23:37:31 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1942.29MB/1942.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1942.29MB/1942.29MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=1942.32MB/1942.32MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 15:37:31 (2025-Mar-03 23:37:31 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      178.44349653 	   65.8420%
Total Switching Power:      88.93336520 	   32.8146%
Total Leakage Power:         3.64105002 	    1.3435%
Total Power:               271.01791198
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.37       6.269       0.732       106.4       39.25
Macro                                  0           0      0.8726      0.8726       0.322
IO                                     0           0   1.824e-05   1.824e-05    6.73e-06
Combinational                      71.52       63.97       1.985       137.5       50.72
Clock (Combinational)              7.554        18.7     0.05142        26.3       9.706
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              178.4       88.93       3.641         271         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      178.4       88.93       3.641         271         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.554        18.7     0.05142        26.3       9.706
-----------------------------------------------------------------------------------------
Total                              7.554        18.7     0.05142        26.3       9.706
-----------------------------------------------------------------------------------------
Total leakage power = 3.64105 mW
Cell usage statistics:  
Library tcbn65gpluswc , 117550 cells ( 100.000000%) , 3.64105 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1950.06MB/1950.06MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:05:39, real = 0:05:35, mem = 2483.3M, totSessionCpu=2:39:34 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:41, real = 0:05:38, mem = 2483.3M, totSessionCpu=2:39:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=2540.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=2540.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2540.5M
** Profile ** Total reports :  cpu=0:00:02.7, mem=2485.3M
** Profile ** DRVs :  cpu=0:00:02.3, mem=2485.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.910  | -0.496  | -0.910  |
|           TNS (ns):| -1250.5 | -1142.9 |-107.577 |
|    Violating Paths:|  4231   |  3999   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.969%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2485.3M
**optDesign ... cpu = 0:05:47, real = 0:05:44, mem = 2483.3M, totSessionCpu=2:39:43 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.13105 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.7 real=0:00:03.0 mem=2483.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Mar  3 15:38:03 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (695.6000, 695.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 15:38:04 **** Processed 5000 nets.
**** 15:38:04 **** Processed 10000 nets.
**** 15:38:04 **** Processed 15000 nets.
**** 15:38:05 **** Processed 20000 nets.
**** 15:38:05 **** Processed 25000 nets.
**** 15:38:05 **** Processed 30000 nets.
**** 15:38:05 **** Processed 35000 nets.
**** 15:38:05 **** Processed 40000 nets.
**** 15:38:06 **** Processed 45000 nets.
**** 15:38:06 **** Processed 50000 nets.
**** 15:38:06 **** Processed 55000 nets.
**** 15:38:06 **** Processed 60000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Mar  3 15:38:08 2025
Time Elapsed: 0:00:05.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.6  MEM: -0.293M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2429.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 46.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 9
  Overlap     : 0
End Summary

  Verification Complete : 9 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:45.8  MEM: 139.1M)

<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2456.5M, totSessionCpu=2:40:57 **
#Created 847 library cell signatures
#Created 61866 NETS and 0 SPECIALNETS signatures
#Created 117551 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2114.34 (MB), peak = 2388.14 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2114.51 (MB), peak = 2388.14 (MB)
Begin checking placement ... (start mem=2456.5M, init mem=2456.5M)
*info: Placed = 117550         (Fixed = 174)
*info: Unplaced = 0           
Placement Density:98.73%(450248/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2456.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57598

Instance distribution across the VT partitions:

 LVT : inst = 25906 (45.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 25906 (45.0%)

 HVT : inst = 31668 (55.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31668 (55.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117550 and nets=61866 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2443.7M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 2499.8M)
Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 2499.8M)
Extracted 30.0003% (CPU Time= 0:00:03.7  MEM= 2499.8M)
Extracted 40.0002% (CPU Time= 0:00:04.8  MEM= 2503.8M)
Extracted 50.0002% (CPU Time= 0:00:07.1  MEM= 2503.8M)
Extracted 60.0003% (CPU Time= 0:00:07.8  MEM= 2503.8M)
Extracted 70.0002% (CPU Time= 0:00:08.4  MEM= 2503.8M)
Extracted 80.0002% (CPU Time= 0:00:09.2  MEM= 2503.8M)
Extracted 90.0002% (CPU Time= 0:00:10.2  MEM= 2503.8M)
Extracted 100% (CPU Time= 0:00:12.8  MEM= 2503.8M)
Number of Extracted Resistors     : 1285527
Number of Extracted Ground Cap.   : 1257921
Number of Extracted Coupling Cap. : 2197336
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2483.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.1  Real Time: 0:00:16.0  MEM: 2483.762M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61866,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2551.27 CPU=0:00:15.6 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:17.6  real=0:00:17.0  mem= 2551.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61866,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2527.32 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.2  real=0:00:07.0  mem= 2527.3M) ***
*** Done Building Timing Graph (cpu=0:00:29.0 real=0:00:29.0 totSessionCpu=2:41:48 mem=2527.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=2527.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2527.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2527.3M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2527.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.910  | -0.496  | -0.910  |
|           TNS (ns):| -1250.5 | -1142.9 |-107.577 |
|    Violating Paths:|  4231   |  3999   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.969%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2527.3M
**optDesign ... cpu = 0:00:54, real = 0:00:53, mem = 2417.7M, totSessionCpu=2:41:51 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 2484.43M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 411 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  98.73  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  98.73  |   0:00:00.0|    2726.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 411 constrained nets 
Layer 7 has 636 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=2726.2M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:05, real = 0:01:04, mem = 2574.5M, totSessionCpu=2:42:02 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2574.46M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2574.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2574.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2584.5M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2584.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.12min mem=2574.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.910  | -0.496  | -0.910  |
|           TNS (ns):| -1250.5 | -1142.9 |-107.577 |
|    Violating Paths:|  4231   |  3999   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.969%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2584.5M
**optDesign ... cpu = 0:01:08, real = 0:01:07, mem = 2574.5M, totSessionCpu=2:42:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=2564.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2564.9M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2564.9M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2564.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.910  | -0.496  | -0.910  |
|           TNS (ns):| -1250.5 | -1142.9 |-107.577 |
|    Violating Paths:|  4231   |  3999   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.969%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2564.9M
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 2507.7M, totSessionCpu=2:42:10 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 15:41:10 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61864 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1843/61689 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2108.61 (MB), peak = 2388.14 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -0.93 (MB)
#Total memory = 2108.61 (MB)
#Peak memory = 2388.14 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 9
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            9        9
#	Totals        9        9
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2110.61 (MB), peak = 2388.14 (MB)
#start 1st optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2131.38 (MB), peak = 2388.14 (MB)
#start 2nd optimization iteration ...
#    number of violations = 2
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2131.61 (MB), peak = 2388.14 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2139.59 (MB), peak = 2388.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 1620828 um.
#Total half perimeter of net bounding box = 1382365 um.
#Total wire length on LAYER M1 = 1487 um.
#Total wire length on LAYER M2 = 355446 um.
#Total wire length on LAYER M3 = 515861 um.
#Total wire length on LAYER M4 = 344224 um.
#Total wire length on LAYER M5 = 196804 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48581 um.
#Total wire length on LAYER M8 = 61485 um.
#Total number of vias = 488456
#Total number of multi-cut vias = 343274 ( 70.3%)
#Total number of single cut vias = 145182 ( 29.7%)
#Up-Via Summary (total 488456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140360 ( 66.8%)     69730 ( 33.2%)     210090
#  Metal 2        3130 (  1.6%)    189156 ( 98.4%)     192286
#  Metal 3         521 (  1.0%)     50365 ( 99.0%)      50886
#  Metal 4         254 (  1.4%)     17879 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         605 ( 13.9%)      3756 ( 86.1%)       4361
#-----------------------------------------------------------
#               145182 ( 29.7%)    343274 ( 70.3%)     488456 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 5.61 (MB)
#Total memory = 2114.23 (MB)
#Peak memory = 2388.14 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2116.24 (MB), peak = 2388.14 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 1620828 um.
#Total half perimeter of net bounding box = 1382365 um.
#Total wire length on LAYER M1 = 1487 um.
#Total wire length on LAYER M2 = 355446 um.
#Total wire length on LAYER M3 = 515861 um.
#Total wire length on LAYER M4 = 344224 um.
#Total wire length on LAYER M5 = 196804 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48581 um.
#Total wire length on LAYER M8 = 61485 um.
#Total number of vias = 488456
#Total number of multi-cut vias = 343274 ( 70.3%)
#Total number of single cut vias = 145182 ( 29.7%)
#Up-Via Summary (total 488456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140360 ( 66.8%)     69730 ( 33.2%)     210090
#  Metal 2        3130 (  1.6%)    189156 ( 98.4%)     192286
#  Metal 3         521 (  1.0%)     50365 ( 99.0%)      50886
#  Metal 4         254 (  1.4%)     17879 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         605 ( 13.9%)      3756 ( 86.1%)       4361
#-----------------------------------------------------------
#               145182 ( 29.7%)    343274 ( 70.3%)     488456 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.13% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2140.69 (MB), peak = 2388.14 (MB)
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2142.18 (MB), peak = 2388.14 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 452
#Total wire length = 1620828 um.
#Total half perimeter of net bounding box = 1382365 um.
#Total wire length on LAYER M1 = 1487 um.
#Total wire length on LAYER M2 = 355446 um.
#Total wire length on LAYER M3 = 515861 um.
#Total wire length on LAYER M4 = 344224 um.
#Total wire length on LAYER M5 = 196804 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48581 um.
#Total wire length on LAYER M8 = 61485 um.
#Total number of vias = 488456
#Total number of multi-cut vias = 343285 ( 70.3%)
#Total number of single cut vias = 145171 ( 29.7%)
#Up-Via Summary (total 488456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140355 ( 66.8%)     69735 ( 33.2%)     210090
#  Metal 2        3127 (  1.6%)    189159 ( 98.4%)     192286
#  Metal 3         520 (  1.0%)     50366 ( 99.0%)      50886
#  Metal 4         253 (  1.4%)     17880 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         604 ( 13.9%)      3757 ( 86.1%)       4361
#-----------------------------------------------------------
#               145171 ( 29.7%)    343285 ( 70.3%)     488456 
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 31.83 (MB)
#Total memory = 2140.45 (MB)
#Peak memory = 2388.14 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 61866 NETS and 0 SPECIALNETS signatures
#Created 117551 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2149.15 (MB), peak = 2388.14 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2149.27 (MB), peak = 2388.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:26
#Increased memory = -96.46 (MB)
#Total memory = 2085.40 (MB)
#Peak memory = 2388.14 (MB)
#Number of warnings = 1
#Total number of warnings = 243
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 15:41:36 2025
#
**optDesign ... cpu = 0:01:39, real = 0:01:38, mem = 2470.1M, totSessionCpu=2:42:37 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117550 and nets=61866 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 2470.1M)
Extracted 10.0002% (CPU Time= 0:00:03.4  MEM= 2518.1M)
Extracted 20.0002% (CPU Time= 0:00:03.9  MEM= 2518.1M)
Extracted 30.0002% (CPU Time= 0:00:04.8  MEM= 2518.1M)
Extracted 40.0002% (CPU Time= 0:00:06.0  MEM= 2522.1M)
Extracted 50.0002% (CPU Time= 0:00:09.0  MEM= 2522.1M)
Extracted 60.0002% (CPU Time= 0:00:09.9  MEM= 2522.1M)
Extracted 70.0002% (CPU Time= 0:00:10.6  MEM= 2522.1M)
Extracted 80.0003% (CPU Time= 0:00:11.7  MEM= 2522.1M)
Extracted 90.0003% (CPU Time= 0:00:13.1  MEM= 2522.1M)
Extracted 100% (CPU Time= 0:00:16.5  MEM= 2522.1M)
Number of Extracted Resistors     : 1285519
Number of Extracted Ground Cap.   : 1257914
Number of Extracted Coupling Cap. : 2197308
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 2510.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:20.9  Real Time: 0:00:20.0  MEM: 2510.129M)
**optDesign ... cpu = 0:02:00, real = 0:01:58, mem = 2468.1M, totSessionCpu=2:42:58 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61866,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2568.38 CPU=0:00:16.0 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:20.8  real=0:00:21.0  mem= 2568.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61866,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2544.42 CPU=0:00:06.2 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2544.4M) ***
*** Done Building Timing Graph (cpu=0:00:33.6 real=0:00:34.0 totSessionCpu=2:43:31 mem=2544.4M)
**optDesign ... cpu = 0:02:34, real = 0:02:32, mem = 2483.2M, totSessionCpu=2:43:31 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:37, real = 0:02:35, mem = 2483.2M, totSessionCpu=2:43:34 **
** Profile ** Start :  cpu=0:00:00.0, mem=2540.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=2540.5M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2540.5M
** Profile ** Total reports :  cpu=0:00:03.6, mem=2477.2M
** Profile ** DRVs :  cpu=0:00:03.1, mem=2477.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.910  | -0.496  | -0.910  |
|           TNS (ns):| -1250.5 | -1142.9 |-107.577 |
|    Violating Paths:|  4231   |  3999   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.969%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2477.2M
**optDesign ... cpu = 0:02:45, real = 0:02:43, mem = 2475.2M, totSessionCpu=2:43:42 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2475.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 45.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 2
  Overlap     : 0
End Summary

  Verification Complete : 2 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:45.6  MEM: 109.0M)

<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2454.2M, totSessionCpu=2:44:41 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 61866 NETS and 0 SPECIALNETS signatures
#Created 117551 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2133.85 (MB), peak = 2431.74 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2133.85 (MB), peak = 2431.74 (MB)
Begin checking placement ... (start mem=2454.2M, init mem=2454.2M)
*info: Placed = 117550         (Fixed = 174)
*info: Unplaced = 0           
Placement Density:98.73%(450248/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2454.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57598

Instance distribution across the VT partitions:

 LVT : inst = 25906 (45.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 25906 (45.0%)

 HVT : inst = 31668 (55.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31668 (55.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117550 and nets=61866 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2441.1M)
Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 2513.2M)
Extracted 20.0002% (CPU Time= 0:00:02.9  MEM= 2513.2M)
Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 2513.2M)
Extracted 40.0002% (CPU Time= 0:00:04.6  MEM= 2517.2M)
Extracted 50.0002% (CPU Time= 0:00:06.8  MEM= 2517.2M)
Extracted 60.0002% (CPU Time= 0:00:07.5  MEM= 2517.2M)
Extracted 70.0002% (CPU Time= 0:00:08.1  MEM= 2517.2M)
Extracted 80.0003% (CPU Time= 0:00:08.9  MEM= 2517.2M)
Extracted 90.0003% (CPU Time= 0:00:09.9  MEM= 2517.2M)
Extracted 100% (CPU Time= 0:00:12.3  MEM= 2517.2M)
Number of Extracted Resistors     : 1285519
Number of Extracted Ground Cap.   : 1257914
Number of Extracted Coupling Cap. : 2197308
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2497.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.5  Real Time: 0:00:15.0  MEM: 2497.223M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61866,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2564.73 CPU=0:00:16.2 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:17.9  real=0:00:17.0  mem= 2564.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61866,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2540.78 CPU=0:00:06.2 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2540.8M) ***
*** Done Building Timing Graph (cpu=0:00:30.2 real=0:00:30.0 totSessionCpu=2:45:32 mem=2540.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2540.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2540.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2540.8M
** Profile ** DRVs :  cpu=0:00:02.2, mem=2540.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.910  | -0.496  | -0.910  |
|           TNS (ns):| -1250.5 | -1142.9 |-107.577 |
|    Violating Paths:|  4231   |  3999   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.969%
       (98.732% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2540.8M
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 2431.1M, totSessionCpu=2:45:35 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.910
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 411 clock nets excluded from IPO operation.
*info: 411 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1250.512 Density 98.73
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.496|   -0.910|-1142.936|-1250.512|    98.73%|   0:00:00.0| 2672.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.495|   -0.910|-1143.425|-1251.001|    98.73%|   0:00:21.0| 2658.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_3_/E                              |
|  -0.495|   -0.910|-1143.425|-1251.001|    98.73%|   0:00:00.0| 2658.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_3_/E                              |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:21.0 mem=2658.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.4 real=0:00:21.0 mem=2658.0M) ***
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1251.001 Density 98.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 8 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 413 constrained nets 
Layer 7 has 637 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.8 real=0:00:22.0 mem=2658.0M) ***
*** Starting refinePlace (2:46:09 mem=2647.0M) ***
Density distribution unevenness ratio = 0.769%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2647.0MB
Summary Report:
Instances move: 0 (out of 57437 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2647.0MB
*** Finished refinePlace (2:46:11 mem=2647.0M) ***
Density distribution unevenness ratio = 0.768%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 413 clock nets excluded from IPO operation.
*info: 413 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1251.001 Density 98.74
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.495|   -0.910|-1143.425|-1251.001|    98.74%|   0:00:00.0| 2658.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_3_/E                              |
|  -0.495|   -0.910|-1143.098|-1250.674|    98.74%|   0:00:02.0| 2658.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.495|   -0.910|-1143.080|-1250.656|    98.74%|   0:00:00.0| 2658.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.495|   -0.910|-1143.027|-1250.603|    98.73%|   0:00:01.0| 2658.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.495|   -0.910|-1143.027|-1250.603|    98.73%|   0:00:02.0| 2658.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.495|   -0.910|-1142.805|-1250.381|    98.74%|   0:00:01.0| 2658.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.495|   -0.910|-1142.264|-1249.841|    98.74%|   0:00:00.0| 2658.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.495|   -0.910|-1141.734|-1249.311|    98.74%|   0:00:01.0| 2658.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.495|   -0.910|-1141.734|-1249.311|    98.74%|   0:00:03.0| 2658.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_105_/D                          |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 8 and inserted 10 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.502|   -0.909|-1123.072|-1231.172|    98.74%|   0:00:23.0| 2705.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_9_/D                              |
|  -0.502|   -0.909|-1123.072|-1231.172|    98.74%|   0:00:01.0| 2705.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.502|   -0.909|-1122.784|-1230.884|    98.74%|   0:00:00.0| 2705.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_119_/D                          |
|  -0.502|   -0.909|-1122.802|-1230.902|    98.74%|   0:00:01.0| 2705.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_18_/D                                      |
|  -0.502|   -0.909|-1122.272|-1230.372|    98.74%|   0:00:00.0| 2705.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_11_/D                                      |
|  -0.502|   -0.909|-1121.572|-1229.672|    98.74%|   0:00:00.0| 2705.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.502|   -0.909|-1121.572|-1229.671|    98.74%|   0:00:01.0| 2705.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 3 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.502|   -0.909|-1119.566|-1227.608|    98.74%|   0:00:19.0| 2737.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_10_/D                                       |
|  -0.502|   -0.909|-1119.416|-1227.458|    98.74%|   0:00:00.0| 2737.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.502|   -0.909|-1119.434|-1227.476|    98.74%|   0:00:01.0| 2737.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -0.502|   -0.909|-1119.434|-1227.476|    98.74%|   0:00:01.0| 2737.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.502|   -0.909|-1119.283|-1227.325|    98.74%|   0:00:00.0| 2737.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory10_reg_104_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.502|   -0.909|-1119.307|-1227.349|    98.74%|   0:00:02.0| 2775.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.502|   -0.909|-1119.282|-1227.324|    98.74%|   0:00:00.0| 2775.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_10_/D                                      |
|  -0.502|   -0.909|-1119.237|-1227.279|    98.74%|   0:00:01.0| 2775.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
|  -0.502|   -0.909|-1119.132|-1227.174|    98.74%|   0:00:01.0| 2775.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_14_/D                                       |
|  -0.502|   -0.909|-1119.132|-1227.174|    98.74%|   0:00:00.0| 2775.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:01 real=0:01:01 mem=2775.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:01 mem=2775.4M) ***
** GigaOpt Optimizer WNS Slack -0.909 TNS Slack -1227.174 Density 98.74
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 30 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 426 constrained nets 
Layer 7 has 638 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:03 real=0:01:03 mem=2775.4M) ***
*** Starting refinePlace (2:47:23 mem=2756.4M) ***
Density distribution unevenness ratio = 0.766%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2756.4MB
Summary Report:
Instances move: 0 (out of 57452 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2756.4MB
*** Finished refinePlace (2:47:25 mem=2756.4M) ***
Density distribution unevenness ratio = 0.765%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.502 ns
Total 0 nets layer assigned (1.4).
GigaOpt: setting up router preferences
        design wns: -0.5016
        slack threshold: 0.9184
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1843 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.909 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.9087
        slack threshold: 0.5113
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1843 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2719.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2719.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2719.5M
** Profile ** DRVs :  cpu=0:00:02.2, mem=2719.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.909  | -0.502  | -0.909  |
|           TNS (ns):| -1227.2 | -1119.1 |-108.042 |
|    Violating Paths:|  4244   |  4012   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.977%
       (98.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2719.5M
**optDesign ... cpu = 0:02:53, real = 0:02:50, mem = 2547.6M, totSessionCpu=2:47:33 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 15:47:01 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7128_CTS_8 connects to NET core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKN7128_CTS_8 at location ( 544.300 210.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKN7128_CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_1 connects to NET core_instance/CTS_366 at location ( 571.900 252.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_366 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_11 connects to NET core_instance/CTS_339 at location ( 507.900 304.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_15 connects to NET core_instance/CTS_339 at location ( 509.900 296.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_339 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7128_CTS_8 connects to NET core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_8 at location ( 547.300 210.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_22 connects to NET core_instance/CTS_328 at location ( 337.700 243.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_16 connects to NET core_instance/CTS_328 at location ( 299.900 232.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_328 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_5 connects to NET core_instance/CTS_318 at location ( 506.700 365.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_318 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L5_5 connects to NET core_instance/CTS_314 at location ( 509.700 365.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_314 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_15 connects to NET core_instance/mac_array_instance/CTS_71 at location ( 513.100 296.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_71 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_1 connects to NET core_instance/mac_array_instance/CTS_70 at location ( 574.300 252.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_19687_0 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_10476_0 at location ( 619.900 410.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_10476_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_16493_0 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN6536_FE_RN_9 at location ( 623.900 415.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN6536_FE_RN_9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_16493_0 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_35 at location ( 622.900 415.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1333_dup connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_33 at location ( 599.900 427.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_20233_0 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3454_0 at location ( 649.100 336.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3454_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_4034_0 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2463_0 at location ( 567.700 455.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2463_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3331_0 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2185_0 at location ( 583.100 46.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2185_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_536_0 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_349_0 at location ( 576.300 191.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_349_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U8 connects to NET core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN1120_rd_ptr_3_ at location ( 546.500 172.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN1120_rd_ptr_3_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[128] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[105] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61888 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1843/61713 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2100.75 (MB), peak = 2431.74 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 508.600 365.500 ) on M1 for NET core_instance/CTS_314. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 506.850 365.195 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 337.850 242.795 ) on M1 for NET core_instance/CTS_328. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 300.050 231.995 ) on M1 for NET core_instance/CTS_328. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 447.520 471.700 ) on M1 for NET core_instance/CTS_334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 442.120 469.900 ) on M1 for NET core_instance/CTS_334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 508.050 303.995 ) on M1 for NET core_instance/CTS_339. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 510.050 296.795 ) on M1 for NET core_instance/CTS_339. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 572.050 252.400 ) on M1 for NET core_instance/CTS_366. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 431.460 86.500 ) on M1 for NET core_instance/FE_PSN7308_pmem_in_101_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 464.355 120.700 ) on M1 for NET core_instance/FE_USKN7069_CTS_340. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 234.910 165.730 ) on M1 for NET core_instance/FE_USKN7151_CTS_356. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 399.730 372.690 ) on M1 for NET core_instance/FE_USKN7274_CTS_324. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 231.900 259.325 ) on M1 for NET core_instance/kmem_instance/n104. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 212.900 275.475 ) on M1 for NET core_instance/kmem_instance/n736. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 214.300 259.325 ) on M1 for NET core_instance/kmem_instance/n737. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 573.800 252.100 ) on M1 for NET core_instance/mac_array_instance/CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 511.800 297.100 ) on M1 for NET core_instance/mac_array_instance/CTS_71. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 218.155 595.900 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_PSN7294_key_q_97_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 237.210 613.885 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[105]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#162 routed nets are extracted.
#    93 (0.15%) extracted nets are partially routed.
#61536 routed nets are imported.
#15 (0.02%) nets are without wires.
#177 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61890.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 93
#
#Start data preparation...
#
#Data preparation is done on Mon Mar  3 15:47:10 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar  3 15:47:14 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.25%
#  Metal 2        V        3394          84       53824     0.94%
#  Metal 3        H        3474           0       53824     0.10%
#  Metal 4        V        2464        1014       53824     5.11%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21416       4.23%  430592    12.55%
#
#  467 nets (0.75%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2105.30 (MB), peak = 2431.74 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2112.88 (MB), peak = 2431.74 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2105.74 (MB), peak = 2431.74 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2113.17 (MB), peak = 2431.74 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 177 (skipped).
#Total number of routable nets = 61713.
#Total number of nets in the design = 61890.
#
#108 routable nets have only global wires.
#61605 routable nets have only detail routed wires.
#39 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1175 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 34                  5              69  
#-------------------------------------------------------------------
#        Total                 34                  5              69  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                467                747           60499  
#-------------------------------------------------------------------
#        Total                467                747           60499  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      5(0.01%)      2(0.00%)   (0.01%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      5(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 467
#Total wire length = 1621307 um.
#Total half perimeter of net bounding box = 1382800 um.
#Total wire length on LAYER M1 = 1487 um.
#Total wire length on LAYER M2 = 355499 um.
#Total wire length on LAYER M3 = 516119 um.
#Total wire length on LAYER M4 = 344393 um.
#Total wire length on LAYER M5 = 196804 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48581 um.
#Total wire length on LAYER M8 = 61485 um.
#Total number of vias = 488590
#Total number of multi-cut vias = 343231 ( 70.2%)
#Total number of single cut vias = 145359 ( 29.8%)
#Up-Via Summary (total 488590):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140416 ( 66.8%)     69714 ( 33.2%)     210130
#  Metal 2        3194 (  1.7%)    189133 ( 98.3%)     192327
#  Metal 3         575 (  1.1%)     50359 ( 98.9%)      50934
#  Metal 4         256 (  1.4%)     17880 ( 98.6%)      18136
#  Metal 5          41 (  0.5%)      7962 ( 99.5%)       8003
#  Metal 6         273 (  5.8%)      4426 ( 94.2%)       4699
#  Metal 7         604 ( 13.9%)      3757 ( 86.1%)       4361
#-----------------------------------------------------------
#               145359 ( 29.8%)    343231 ( 70.2%)     488590 
#
#Total number of involved priority nets 34
#Maximum src to sink distance for priority net 562.8
#Average of max src_to_sink distance for priority net 68.5
#Average of ave src_to_sink distance for priority net 49.5
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2113.27 (MB), peak = 2431.74 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2101.72 (MB), peak = 2431.74 (MB)
#Start Track Assignment.
#Done with 45 horizontal wires in 2 hboxes and 42 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 467
#Total wire length = 1621343 um.
#Total half perimeter of net bounding box = 1382800 um.
#Total wire length on LAYER M1 = 1498 um.
#Total wire length on LAYER M2 = 355503 um.
#Total wire length on LAYER M3 = 516140 um.
#Total wire length on LAYER M4 = 344391 um.
#Total wire length on LAYER M5 = 196804 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48581 um.
#Total wire length on LAYER M8 = 61485 um.
#Total number of vias = 488586
#Total number of multi-cut vias = 343231 ( 70.2%)
#Total number of single cut vias = 145355 ( 29.8%)
#Up-Via Summary (total 488586):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140414 ( 66.8%)     69714 ( 33.2%)     210128
#  Metal 2        3192 (  1.7%)    189133 ( 98.3%)     192325
#  Metal 3         575 (  1.1%)     50359 ( 98.9%)      50934
#  Metal 4         256 (  1.4%)     17880 ( 98.6%)      18136
#  Metal 5          41 (  0.5%)      7962 ( 99.5%)       8003
#  Metal 6         273 (  5.8%)      4426 ( 94.2%)       4699
#  Metal 7         604 ( 13.9%)      3757 ( 86.1%)       4361
#-----------------------------------------------------------
#               145355 ( 29.8%)    343231 ( 70.2%)     488586 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2187.35 (MB), peak = 2431.74 (MB)
#
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 86.95 (MB)
#Total memory = 2187.35 (MB)
#Peak memory = 2431.74 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 20.5% of the total area was rechecked for DRC, and 5.1% required routing.
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   Totals
#	M1           15        1        8        1        1       26
#	M2            3        2        0        0        0        5
#	Totals       18        3        8        1        1       31
#92 out of 117574 instances need to be verified(marked ipoed).
#2.8% of the total area is being checked for drcs
#2.8% of the total area was checked
#    number of violations = 56
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   Totals
#	M1           26        1       18        5        1       51
#	M2            3        2        0        0        0        5
#	Totals       29        3       18        5        1       56
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 2168.12 (MB), peak = 2431.74 (MB)
#start 1st optimization iteration ...
#    number of violations = 24
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1            9        4        5       18
#	M2            0        6        0        6
#	Totals        9       10        5       24
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2129.91 (MB), peak = 2431.74 (MB)
#start 2nd optimization iteration ...
#    number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1            9        4        5       18
#	Totals        9        4        5       18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2138.34 (MB), peak = 2431.74 (MB)
#start 3rd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            3        3
#	Totals        3        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2148.14 (MB), peak = 2431.74 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2150.98 (MB), peak = 2431.74 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 467
#Total wire length = 1621261 um.
#Total half perimeter of net bounding box = 1382800 um.
#Total wire length on LAYER M1 = 1484 um.
#Total wire length on LAYER M2 = 355440 um.
#Total wire length on LAYER M3 = 516165 um.
#Total wire length on LAYER M4 = 344385 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48575 um.
#Total wire length on LAYER M8 = 61483 um.
#Total number of vias = 488722
#Total number of multi-cut vias = 342884 ( 70.2%)
#Total number of single cut vias = 145838 ( 29.8%)
#Up-Via Summary (total 488722):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140479 ( 66.9%)     69660 ( 33.1%)     210139
#  Metal 2        3494 (  1.8%)    188927 ( 98.2%)     192421
#  Metal 3         683 (  1.3%)     50285 ( 98.7%)      50968
#  Metal 4         262 (  1.4%)     17871 ( 98.6%)      18133
#  Metal 5          41 (  0.5%)      7961 ( 99.5%)       8002
#  Metal 6         274 (  5.8%)      4424 ( 94.2%)       4698
#  Metal 7         605 ( 13.9%)      3756 ( 86.1%)       4361
#-----------------------------------------------------------
#               145838 ( 29.8%)    342884 ( 70.2%)     488722 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -79.06 (MB)
#Total memory = 2108.29 (MB)
#Peak memory = 2431.74 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2110.02 (MB), peak = 2431.74 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 467
#Total wire length = 1621261 um.
#Total half perimeter of net bounding box = 1382800 um.
#Total wire length on LAYER M1 = 1484 um.
#Total wire length on LAYER M2 = 355440 um.
#Total wire length on LAYER M3 = 516165 um.
#Total wire length on LAYER M4 = 344385 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48575 um.
#Total wire length on LAYER M8 = 61483 um.
#Total number of vias = 488722
#Total number of multi-cut vias = 342884 ( 70.2%)
#Total number of single cut vias = 145838 ( 29.8%)
#Up-Via Summary (total 488722):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140479 ( 66.9%)     69660 ( 33.1%)     210139
#  Metal 2        3494 (  1.8%)    188927 ( 98.2%)     192421
#  Metal 3         683 (  1.3%)     50285 ( 98.7%)      50968
#  Metal 4         262 (  1.4%)     17871 ( 98.6%)      18133
#  Metal 5          41 (  0.5%)      7961 ( 99.5%)       8002
#  Metal 6         274 (  5.8%)      4424 ( 94.2%)       4698
#  Metal 7         605 ( 13.9%)      3756 ( 86.1%)       4361
#-----------------------------------------------------------
#               145838 ( 29.8%)    342884 ( 70.2%)     488722 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#6.64% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2132.68 (MB), peak = 2431.74 (MB)
#    number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2134.84 (MB), peak = 2431.74 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 467
#Total wire length = 1621261 um.
#Total half perimeter of net bounding box = 1382800 um.
#Total wire length on LAYER M1 = 1484 um.
#Total wire length on LAYER M2 = 355440 um.
#Total wire length on LAYER M3 = 516165 um.
#Total wire length on LAYER M4 = 344385 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48575 um.
#Total wire length on LAYER M8 = 61483 um.
#Total number of vias = 488722
#Total number of multi-cut vias = 343540 ( 70.3%)
#Total number of single cut vias = 145182 ( 29.7%)
#Up-Via Summary (total 488722):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140363 ( 66.8%)     69776 ( 33.2%)     210139
#  Metal 2        3130 (  1.6%)    189291 ( 98.4%)     192421
#  Metal 3         524 (  1.0%)     50444 ( 99.0%)      50968
#  Metal 4         251 (  1.4%)     17882 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         602 ( 13.8%)      3759 ( 86.2%)       4361
#-----------------------------------------------------------
#               145182 ( 29.7%)    343540 ( 70.3%)     488722 
#
#detailRoute Statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = -54.24 (MB)
#Total memory = 2133.11 (MB)
#Peak memory = 2431.74 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:01:24
#Increased memory = -123.81 (MB)
#Total memory = 2072.60 (MB)
#Peak memory = 2431.74 (MB)
#Number of warnings = 63
#Total number of warnings = 306
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 15:48:25 2025
#
**optDesign ... cpu = 0:04:17, real = 0:04:14, mem = 2509.9M, totSessionCpu=2:48:57 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117574 and nets=61890 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 2509.9M)
Extracted 10.0002% (CPU Time= 0:00:03.3  MEM= 2558.0M)
Extracted 20.0002% (CPU Time= 0:00:03.9  MEM= 2558.0M)
Extracted 30.0003% (CPU Time= 0:00:04.8  MEM= 2558.0M)
Extracted 40.0002% (CPU Time= 0:00:05.9  MEM= 2562.0M)
Extracted 50.0002% (CPU Time= 0:00:09.1  MEM= 2562.0M)
Extracted 60.0003% (CPU Time= 0:00:10.0  MEM= 2562.0M)
Extracted 70.0002% (CPU Time= 0:00:10.7  MEM= 2562.0M)
Extracted 80.0002% (CPU Time= 0:00:11.7  MEM= 2562.0M)
Extracted 90.0002% (CPU Time= 0:00:12.9  MEM= 2562.0M)
Extracted 100% (CPU Time= 0:00:16.2  MEM= 2562.0M)
Number of Extracted Resistors     : 1285839
Number of Extracted Ground Cap.   : 1258205
Number of Extracted Coupling Cap. : 2198168
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 2550.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:20.8  Real Time: 0:00:20.0  MEM: 2549.996M)
**optDesign ... cpu = 0:04:37, real = 0:04:34, mem = 2507.9M, totSessionCpu=2:49:18 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61890,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2608.23 CPU=0:00:17.8 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:22.7  real=0:00:22.0  mem= 2608.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61890,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2584.28 CPU=0:00:06.2 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2584.3M) ***
*** Done Building Timing Graph (cpu=0:00:35.6 real=0:00:36.0 totSessionCpu=2:49:54 mem=2584.3M)
**optDesign ... cpu = 0:05:13, real = 0:05:10, mem = 2513.5M, totSessionCpu=2:49:54 **
*** Timing NOT met, worst failing slack is -0.909
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 426 clock nets excluded from IPO operation.
*info: 426 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.909 TNS Slack -1228.511 Density 98.74
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.503|   -0.909|-1120.622|-1228.511|    98.74%|   0:00:00.0| 2744.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.503|   -0.909|-1120.622|-1228.511|    98.74%|   0:00:01.0| 2744.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_18_/D                           |
|  -0.503|   -0.909|-1120.622|-1228.511|    98.74%|   0:00:01.0| 2744.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
|  -0.503|   -0.909|-1120.622|-1228.511|    98.74%|   0:00:01.0| 2744.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.503|   -0.909|-1120.622|-1228.511|    98.74%|   0:00:00.0| 2744.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.503|   -0.909|-1120.622|-1228.511|    98.74%|   0:00:00.0| 2744.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=2744.5M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:04.0 mem=2744.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 426 constrained nets 
Layer 7 has 638 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.5 real=0:00:05.0 mem=2744.5M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:24, real = 0:05:20, mem = 2595.5M, totSessionCpu=2:50:04 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:02, mem=2595.54M, totSessionCpu=2:50:06 .
**optDesign ... cpu = 0:05:25, real = 0:05:22, mem = 2595.5M, totSessionCpu=2:50:06 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2011.90MB/2011.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2012.23MB/2012.23MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2012.28MB/2012.28MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 15:49:34 (2025-Mar-03 23:49:34 GMT)
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT): 10%
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT): 20%
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT): 30%
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT): 40%
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT): 50%
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT): 60%
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT): 70%
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT): 80%
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT): 90%

Finished Levelizing
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT)

Starting Activity Propagation
2025-Mar-03 15:49:35 (2025-Mar-03 23:49:35 GMT)
2025-Mar-03 15:49:36 (2025-Mar-03 23:49:36 GMT): 10%
2025-Mar-03 15:49:36 (2025-Mar-03 23:49:36 GMT): 20%

Finished Activity Propagation
2025-Mar-03 15:49:37 (2025-Mar-03 23:49:37 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=2014.14MB/2014.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 15:49:37 (2025-Mar-03 23:49:37 GMT)
 ... Calculating switching power
2025-Mar-03 15:49:38 (2025-Mar-03 23:49:38 GMT): 10%
2025-Mar-03 15:49:38 (2025-Mar-03 23:49:38 GMT): 20%
2025-Mar-03 15:49:38 (2025-Mar-03 23:49:38 GMT): 30%
2025-Mar-03 15:49:38 (2025-Mar-03 23:49:38 GMT): 40%
2025-Mar-03 15:49:38 (2025-Mar-03 23:49:38 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 15:49:39 (2025-Mar-03 23:49:39 GMT): 60%
2025-Mar-03 15:49:40 (2025-Mar-03 23:49:40 GMT): 70%
2025-Mar-03 15:49:41 (2025-Mar-03 23:49:41 GMT): 80%
2025-Mar-03 15:49:42 (2025-Mar-03 23:49:42 GMT): 90%

Finished Calculating power
2025-Mar-03 15:49:43 (2025-Mar-03 23:49:43 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=2015.29MB/2015.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2015.29MB/2015.29MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=2015.32MB/2015.32MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 15:49:43 (2025-Mar-03 23:49:43 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      178.47160329 	   65.8228%
Total Switching Power:      89.02641405 	   32.8342%
Total Leakage Power:         3.64164894 	    1.3431%
Total Power:               271.13966651
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.37       6.269       0.732       106.4       39.23
Macro                                  0           0      0.8726      0.8726      0.3218
IO                                     0           0   1.824e-05   1.824e-05   6.727e-06
Combinational                      71.53       63.98       1.985       137.5       50.71
Clock (Combinational)               7.57       18.78     0.05165        26.4       9.736
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              178.5       89.03       3.642       271.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      178.5       89.03       3.642       271.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                 7.57       18.78     0.05165        26.4       9.736
-----------------------------------------------------------------------------------------
Total                               7.57       18.78     0.05165        26.4       9.736
-----------------------------------------------------------------------------------------
Total leakage power = 3.64165 mW
Cell usage statistics:  
Library tcbn65gpluswc , 117574 cells ( 100.000000%) , 3.64165 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total)=2022.27MB/2022.27MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:05:36, real = 0:05:33, mem = 2595.5M, totSessionCpu=2:50:17 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:39, real = 0:05:36, mem = 2595.5M, totSessionCpu=2:50:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=2652.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2652.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2652.8M
** Profile ** Total reports :  cpu=0:00:02.6, mem=2597.6M
** Profile ** DRVs :  cpu=0:00:03.0, mem=2597.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.909  | -0.503  | -0.909  |
|           TNS (ns):| -1228.5 | -1120.6 |-107.889 |
|    Violating Paths:|  4236   |  4004   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.977%
       (98.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2597.6M
**optDesign ... cpu = 0:05:45, real = 0:05:42, mem = 2595.5M, totSessionCpu=2:50:26 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2595.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 46.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 2
  Overlap     : 0
End Summary

  Verification Complete : 2 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:45.4  MEM: 60.0M)

<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2566.5M, totSessionCpu=2:51:24 **
#Created 847 library cell signatures
#Created 61890 NETS and 0 SPECIALNETS signatures
#Created 117575 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2177.91 (MB), peak = 2468.18 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2177.91 (MB), peak = 2468.18 (MB)
Begin checking placement ... (start mem=2566.5M, init mem=2566.5M)
*info: Placed = 117574         (Fixed = 170)
*info: Unplaced = 0           
Placement Density:98.74%(450286/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2566.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57622

Instance distribution across the VT partitions:

 LVT : inst = 25939 (45.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 25939 (45.0%)

 HVT : inst = 31659 (54.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31659 (54.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117574 and nets=61890 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2553.6M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 2609.7M)
Extracted 20.0002% (CPU Time= 0:00:03.0  MEM= 2609.7M)
Extracted 30.0003% (CPU Time= 0:00:03.8  MEM= 2609.7M)
Extracted 40.0002% (CPU Time= 0:00:04.8  MEM= 2613.7M)
Extracted 50.0002% (CPU Time= 0:00:07.0  MEM= 2613.7M)
Extracted 60.0003% (CPU Time= 0:00:07.7  MEM= 2613.7M)
Extracted 70.0002% (CPU Time= 0:00:08.3  MEM= 2613.7M)
Extracted 80.0002% (CPU Time= 0:00:09.1  MEM= 2613.7M)
Extracted 90.0002% (CPU Time= 0:00:10.2  MEM= 2613.7M)
Extracted 100% (CPU Time= 0:00:12.7  MEM= 2613.7M)
Number of Extracted Resistors     : 1285839
Number of Extracted Ground Cap.   : 1258205
Number of Extracted Coupling Cap. : 2198168
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2593.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.0  Real Time: 0:00:16.0  MEM: 2593.676M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61890,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2642.85 CPU=0:00:17.9 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:19.7  real=0:00:20.0  mem= 2642.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61890,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2618.89 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.3  real=0:00:07.0  mem= 2618.9M) ***
*** Done Building Timing Graph (cpu=0:00:33.8 real=0:00:34.0 totSessionCpu=2:52:19 mem=2618.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=2618.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2618.9M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2618.9M
** Profile ** DRVs :  cpu=0:00:02.2, mem=2618.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.909  | -0.503  | -0.909  |
|           TNS (ns):| -1228.5 | -1120.6 |-107.889 |
|    Violating Paths:|  4236   |  4004   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.977%
       (98.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2618.9M
**optDesign ... cpu = 0:00:58, real = 0:00:58, mem = 2523.6M, totSessionCpu=2:52:22 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 2590.37M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 426 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  98.74  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.91 |          0|          0|          0|  98.74  |   0:00:00.0|    2832.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 426 constrained nets 
Layer 7 has 638 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2832.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 2680.4M, totSessionCpu=2:52:34 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2680.41M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2680.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2680.4M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2690.4M
** Profile ** DRVs :  cpu=0:00:02.2, mem=2690.4M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2680.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.909  | -0.503  | -0.909  |
|           TNS (ns):| -1228.5 | -1120.6 |-107.889 |
|    Violating Paths:|  4236   |  4004   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.977%
       (98.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2690.4M
**optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 2680.4M, totSessionCpu=2:52:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=2670.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2670.9M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2670.9M
** Profile ** DRVs :  cpu=0:00:02.2, mem=2670.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.909  | -0.503  | -0.909  |
|           TNS (ns):| -1228.5 | -1120.6 |-107.889 |
|    Violating Paths:|  4236   |  4004   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.977%
       (98.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2670.9M
**optDesign ... cpu = 0:01:18, real = 0:01:17, mem = 2613.6M, totSessionCpu=2:52:41 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 15:52:37 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61888 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1843/61713 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2184.83 (MB), peak = 2468.18 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -1.13 (MB)
#Total memory = 2184.83 (MB)
#Peak memory = 2468.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 2
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            2        2
#	Totals        2        2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2186.83 (MB), peak = 2468.18 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2194.43 (MB), peak = 2468.18 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2194.56 (MB), peak = 2468.18 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2203.57 (MB), peak = 2468.18 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 467
#Total wire length = 1621261 um.
#Total half perimeter of net bounding box = 1382800 um.
#Total wire length on LAYER M1 = 1484 um.
#Total wire length on LAYER M2 = 355440 um.
#Total wire length on LAYER M3 = 516165 um.
#Total wire length on LAYER M4 = 344385 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48575 um.
#Total wire length on LAYER M8 = 61483 um.
#Total number of vias = 488722
#Total number of multi-cut vias = 343539 ( 70.3%)
#Total number of single cut vias = 145183 ( 29.7%)
#Up-Via Summary (total 488722):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140363 ( 66.8%)     69776 ( 33.2%)     210139
#  Metal 2        3130 (  1.6%)    189291 ( 98.4%)     192421
#  Metal 3         525 (  1.0%)     50443 ( 99.0%)      50968
#  Metal 4         251 (  1.4%)     17882 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         602 ( 13.8%)      3759 ( 86.2%)       4361
#-----------------------------------------------------------
#               145183 ( 29.7%)    343539 ( 70.3%)     488722 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 2.64 (MB)
#Total memory = 2187.48 (MB)
#Peak memory = 2468.18 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2189.21 (MB), peak = 2468.18 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 467
#Total wire length = 1621261 um.
#Total half perimeter of net bounding box = 1382800 um.
#Total wire length on LAYER M1 = 1484 um.
#Total wire length on LAYER M2 = 355440 um.
#Total wire length on LAYER M3 = 516165 um.
#Total wire length on LAYER M4 = 344385 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48575 um.
#Total wire length on LAYER M8 = 61483 um.
#Total number of vias = 488722
#Total number of multi-cut vias = 343539 ( 70.3%)
#Total number of single cut vias = 145183 ( 29.7%)
#Up-Via Summary (total 488722):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140363 ( 66.8%)     69776 ( 33.2%)     210139
#  Metal 2        3130 (  1.6%)    189291 ( 98.4%)     192421
#  Metal 3         525 (  1.0%)     50443 ( 99.0%)      50968
#  Metal 4         251 (  1.4%)     17882 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         602 ( 13.8%)      3759 ( 86.2%)       4361
#-----------------------------------------------------------
#               145183 ( 29.7%)    343539 ( 70.3%)     488722 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.03% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2210.13 (MB), peak = 2468.18 (MB)
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2211.87 (MB), peak = 2468.18 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 467
#Total wire length = 1621261 um.
#Total half perimeter of net bounding box = 1382800 um.
#Total wire length on LAYER M1 = 1484 um.
#Total wire length on LAYER M2 = 355440 um.
#Total wire length on LAYER M3 = 516165 um.
#Total wire length on LAYER M4 = 344385 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48575 um.
#Total wire length on LAYER M8 = 61483 um.
#Total number of vias = 488722
#Total number of multi-cut vias = 343540 ( 70.3%)
#Total number of single cut vias = 145182 ( 29.7%)
#Up-Via Summary (total 488722):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140363 ( 66.8%)     69776 ( 33.2%)     210139
#  Metal 2        3130 (  1.6%)    189291 ( 98.4%)     192421
#  Metal 3         524 (  1.0%)     50444 ( 99.0%)      50968
#  Metal 4         251 (  1.4%)     17882 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         602 ( 13.8%)      3759 ( 86.2%)       4361
#-----------------------------------------------------------
#               145182 ( 29.7%)    343540 ( 70.3%)     488722 
#
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 25.30 (MB)
#Total memory = 2210.13 (MB)
#Peak memory = 2468.18 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 61890 NETS and 0 SPECIALNETS signatures
#Created 117575 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2219.14 (MB), peak = 2468.18 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2219.27 (MB), peak = 2468.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:32
#Increased memory = -94.06 (MB)
#Total memory = 2158.71 (MB)
#Peak memory = 2468.18 (MB)
#Number of warnings = 1
#Total number of warnings = 307
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 15:53:09 2025
#
**optDesign ... cpu = 0:01:50, real = 0:01:49, mem = 2576.0M, totSessionCpu=2:53:14 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117574 and nets=61890 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2576.0M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 2624.1M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 2624.1M)
Extracted 30.0003% (CPU Time= 0:00:03.8  MEM= 2624.1M)
Extracted 40.0002% (CPU Time= 0:00:04.8  MEM= 2628.1M)
Extracted 50.0002% (CPU Time= 0:00:07.1  MEM= 2628.1M)
Extracted 60.0003% (CPU Time= 0:00:07.8  MEM= 2628.1M)
Extracted 70.0002% (CPU Time= 0:00:08.4  MEM= 2628.1M)
Extracted 80.0002% (CPU Time= 0:00:09.2  MEM= 2628.1M)
Extracted 90.0002% (CPU Time= 0:00:10.3  MEM= 2628.1M)
Extracted 100% (CPU Time= 0:00:12.9  MEM= 2628.1M)
Number of Extracted Resistors     : 1285839
Number of Extracted Ground Cap.   : 1258205
Number of Extracted Coupling Cap. : 2198168
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2616.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.3  Real Time: 0:00:16.0  MEM: 2616.066M)
**optDesign ... cpu = 0:02:07, real = 0:02:05, mem = 2573.8M, totSessionCpu=2:53:30 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61890,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2674.07 CPU=0:00:16.4 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:20.4  real=0:00:21.0  mem= 2674.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61890,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2650.11 CPU=0:00:06.6 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 2650.1M) ***
*** Done Building Timing Graph (cpu=0:00:34.4 real=0:00:34.0 totSessionCpu=2:54:05 mem=2650.1M)
**optDesign ... cpu = 0:02:41, real = 0:02:39, mem = 2579.4M, totSessionCpu=2:54:05 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:44, real = 0:02:42, mem = 2579.4M, totSessionCpu=2:54:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=2636.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2636.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2636.6M
** Profile ** Total reports :  cpu=0:00:03.5, mem=2581.4M
** Profile ** DRVs :  cpu=0:00:03.1, mem=2581.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.909  | -0.503  | -0.909  |
|           TNS (ns):| -1228.5 | -1120.6 |-107.889 |
|    Violating Paths:|  4236   |  4004   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.977%
       (98.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2581.4M
**optDesign ... cpu = 0:02:52, real = 0:02:50, mem = 2579.4M, totSessionCpu=2:54:16 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2579.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 47.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 2
  Overlap     : 0
End Summary

  Verification Complete : 2 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:46.3  MEM: 82.2M)

<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2559.4M, totSessionCpu=2:55:17 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 61890 NETS and 0 SPECIALNETS signatures
#Created 117575 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2206.07 (MB), peak = 2502.96 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2206.07 (MB), peak = 2502.96 (MB)
Begin checking placement ... (start mem=2559.4M, init mem=2559.4M)
*info: Placed = 117574         (Fixed = 170)
*info: Unplaced = 0           
Placement Density:98.74%(450286/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2559.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57622

Instance distribution across the VT partitions:

 LVT : inst = 25939 (45.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 25939 (45.0%)

 HVT : inst = 31659 (54.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31659 (54.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117574 and nets=61890 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2546.6M)
Extracted 10.0002% (CPU Time= 0:00:02.6  MEM= 2618.7M)
Extracted 20.0002% (CPU Time= 0:00:03.1  MEM= 2618.7M)
Extracted 30.0003% (CPU Time= 0:00:03.9  MEM= 2618.7M)
Extracted 40.0002% (CPU Time= 0:00:04.9  MEM= 2622.7M)
Extracted 50.0002% (CPU Time= 0:00:07.3  MEM= 2622.7M)
Extracted 60.0003% (CPU Time= 0:00:08.0  MEM= 2622.7M)
Extracted 70.0002% (CPU Time= 0:00:08.6  MEM= 2622.7M)
Extracted 80.0002% (CPU Time= 0:00:09.4  MEM= 2622.7M)
Extracted 90.0002% (CPU Time= 0:00:10.5  MEM= 2622.7M)
Extracted 100% (CPU Time= 0:00:13.1  MEM= 2622.7M)
Number of Extracted Resistors     : 1285839
Number of Extracted Ground Cap.   : 1258205
Number of Extracted Coupling Cap. : 2198168
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2602.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.4  Real Time: 0:00:16.0  MEM: 2602.668M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61890,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2651.84 CPU=0:00:18.1 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:20.0  real=0:00:19.0  mem= 2651.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61890,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2627.89 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 2627.9M) ***
*** Done Building Timing Graph (cpu=0:00:34.5 real=0:00:35.0 totSessionCpu=2:56:13 mem=2627.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=2627.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=2627.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2627.9M
** Profile ** DRVs :  cpu=0:00:03.1, mem=2627.9M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.909  | -0.503  | -0.909  |
|           TNS (ns):| -1228.5 | -1120.6 |-107.889 |
|    Violating Paths:|  4236   |  4004   |   232   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.977%
       (98.740% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2627.9M
**optDesign ... cpu = 0:01:01, real = 0:01:00, mem = 2543.3M, totSessionCpu=2:56:18 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.909
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 426 clock nets excluded from IPO operation.
*info: 426 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.909 TNS Slack -1228.511 Density 98.74
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.503|   -0.909|-1120.622|-1228.511|    98.74%|   0:00:00.0| 2759.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_17_/D                                      |
|  -0.489|   -0.909|-1119.383|-1227.271|    98.74%|   0:00:00.0| 2749.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_61_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 3 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.488|   -0.909|-1124.880|-1232.808|    98.75%|   0:00:17.0| 2757.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.488|   -0.909|-1125.125|-1233.053|    98.75%|   0:00:03.0| 2757.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.487|   -0.925|-1131.433|-1242.031|    98.75%|   0:00:08.0| 2764.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.487|   -0.925|-1131.433|-1242.031|    98.75%|   0:00:00.0| 2764.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:28.1 real=0:00:28.0 mem=2764.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:28.4 real=0:00:28.0 mem=2764.2M) ***
** GigaOpt Optimizer WNS Slack -0.925 TNS Slack -1242.031 Density 98.75
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 42 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 429 constrained nets 
Layer 7 has 640 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:29.8 real=0:00:30.0 mem=2764.2M) ***
*** Starting refinePlace (2:57:01 mem=2753.1M) ***
Density distribution unevenness ratio = 0.761%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2753.1MB
Summary Report:
Instances move: 0 (out of 57462 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 2753.1MB
*** Finished refinePlace (2:57:03 mem=2753.1M) ***
Density distribution unevenness ratio = 0.759%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 429 clock nets excluded from IPO operation.
*info: 429 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.925 TNS Slack -1242.030 Density 98.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.487|   -0.925|-1131.432|-1242.030|    98.75%|   0:00:00.0| 2765.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.487|   -0.925|-1127.423|-1238.021|    98.75%|   0:00:03.0| 2765.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_95_/E                             |
|  -0.487|   -0.925|-1127.405|-1238.003|    98.75%|   0:00:01.0| 2765.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_105_/E                            |
|  -0.487|   -0.925|-1128.082|-1238.680|    98.75%|   0:00:00.0| 2765.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_116_/E                            |
|  -0.487|   -0.925|-1132.220|-1242.818|    98.75%|   0:00:03.0| 2765.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_13_/D                                      |
|  -0.487|   -0.925|-1131.804|-1242.402|    98.75%|   0:00:01.0| 2765.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_20_/E                             |
|  -0.487|   -0.925|-1129.929|-1240.527|    98.75%|   0:00:00.0| 2765.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
|  -0.487|   -0.925|-1129.816|-1240.413|    98.75%|   0:00:01.0| 2765.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
|  -0.487|   -0.925|-1128.918|-1239.516|    98.75%|   0:00:00.0| 2765.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 1 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.487|   -0.925|-1127.545|-1238.171|    98.75%|   0:00:21.0| 2800.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.487|   -0.925|-1126.960|-1237.587|    98.75%|   0:00:00.0| 2800.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.487|   -0.925|-1126.933|-1237.560|    98.75%|   0:00:01.0| 2800.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_62_/D                           |
|  -0.487|   -0.925|-1126.820|-1237.447|    98.75%|   0:00:01.0| 2800.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_114_/D                          |
|  -0.487|   -0.925|-1126.811|-1237.437|    98.75%|   0:00:00.0| 2800.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_114_/D                          |
|  -0.487|   -0.925|-1126.013|-1236.640|    98.75%|   0:00:01.0| 2800.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -0.487|   -0.925|-1123.893|-1234.520|    98.75%|   0:00:00.0| 2800.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
|  -0.487|   -0.925|-1123.893|-1234.520|    98.75%|   0:00:01.0| 2800.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_7_/D                                        |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.487|   -0.925|-1123.913|-1234.540|    98.75%|   0:00:16.0| 2819.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory11_reg_113_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.487|   -0.925|-1123.935|-1234.562|    98.75%|   0:00:01.0| 2819.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.487|   -0.925|-1123.713|-1234.340|    98.75%|   0:00:00.0| 2819.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.487|   -0.925|-1123.693|-1234.319|    98.75%|   0:00:01.0| 2819.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -0.487|   -0.925|-1123.650|-1234.276|    98.75%|   0:00:01.0| 2819.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -0.487|   -0.925|-1123.649|-1234.276|    98.75%|   0:00:00.0| 2819.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:53.7 real=0:00:53.0 mem=2819.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:53.9 real=0:00:54.0 mem=2819.4M) ***
** GigaOpt Optimizer WNS Slack -0.925 TNS Slack -1234.276 Density 98.75
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 41 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 430 constrained nets 
Layer 7 has 639 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:54.9 real=0:00:55.0 mem=2819.4M) ***
*** Starting refinePlace (2:58:08 mem=2800.4M) ***
Density distribution unevenness ratio = 0.761%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2800.4MB
Summary Report:
Instances move: 0 (out of 57465 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2800.4MB
*** Finished refinePlace (2:58:09 mem=2800.4M) ***
Density distribution unevenness ratio = 0.760%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.487 ns
Total 0 nets layer assigned (1.9).
GigaOpt: setting up router preferences
        design wns: -0.4873
        slack threshold: 0.9327
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1844 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.925 ns
Total 0 nets layer assigned (0.9).
GigaOpt: setting up router preferences
        design wns: -0.9254
        slack threshold: 0.4946
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1844 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2755.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=2755.4M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2755.4M
** Profile ** DRVs :  cpu=0:00:03.3, mem=2755.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.925  | -0.487  | -0.925  |
|           TNS (ns):| -1234.3 | -1123.6 |-110.627 |
|    Violating Paths:|  4223   |  3990   |   233   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2755.4M
**optDesign ... cpu = 0:03:04, real = 0:03:02, mem = 2625.7M, totSessionCpu=2:58:21 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 15:58:54 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PSC7286_n3030 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PSN7286_n3030 at location ( 584.700 368.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PSN7286_n3030 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC7052_CTS_366 connects to NET core_instance/FE_USKN7052_CTS_366 at location ( 170.300 156.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN7052_CTS_366 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_6 connects to NET core_instance/CTS_416 at location ( 396.700 534.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_4 connects to NET core_instance/CTS_416 at location ( 496.300 530.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_416 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_47 connects to NET core_instance/mac_array_instance/CTS_83 at location ( 396.700 531.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_83 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_68_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_15 at location ( 423.700 558.475 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_78_ connects to NET core_instance/mac_array_instance/CTS_75 at location ( 650.500 529.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_79_ connects to NET core_instance/mac_array_instance/CTS_75 at location ( 648.700 530.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_75 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC7052_CTS_366 connects to NET core_instance/CTS_366 at location ( 173.500 157.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_366 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_ connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_22 at location ( 516.500 245.275 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_19959_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_10612_0 at location ( 246.700 569.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_10612_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_19771_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_10516_0 at location ( 297.300 529.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_10516_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_16635_0 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_8773_0 at location ( 625.700 439.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_8773_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_16635_0 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_8772_0 at location ( 625.500 439.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_8772_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U110 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_28 at location ( 625.900 389.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_19959_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2708_0 at location ( 246.900 569.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2708_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2717_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1928_0 at location ( 519.100 305.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1928_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_331_0 connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_198_0 at location ( 684.300 336.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_198_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U6 connects to NET core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN1120_rd_ptr_3_ at location ( 520.500 174.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN1120_rd_ptr_3_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U6 connects to NET core_instance/pmem_in[126] at location ( 522.100 174.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/pmem_in[126] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[145] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[123] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 13 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 20
#  Number of instances deleted (including moved) = 8
#  Number of instances resized = 76
#  Number of instances with same cell size swap = 2
#  Number of instances with pin swaps = 9
#  Total number of placement changes (moved instances are counted twice) = 104
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61900 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1844/61725 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2185.50 (MB), peak = 2516.02 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 441.320 169.300 ) on M1 for NET core_instance/CTS_361. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 464.805 173.000 ) on M1 for NET core_instance/CTS_361. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 172.175 156.700 ) on M1 for NET core_instance/CTS_366. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 396.850 534.395 ) on M1 for NET core_instance/CTS_416. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 496.450 530.795 ) on M1 for NET core_instance/CTS_416. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 170.695 156.700 ) on M1 for NET core_instance/FE_USKN7052_CTS_366. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 571.955 345.700 ) on M1 for NET core_instance/FE_USKN7257_CTS_332. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 414.920 144.100 ) on M1 for NET core_instance/array_out[158]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 648.995 531.000 ) on M1 for NET core_instance/mac_array_instance/CTS_75. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 650.795 529.400 ) on M1 for NET core_instance/mac_array_instance/CTS_75. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 396.850 530.795 ) on M1 for NET core_instance/mac_array_instance/CTS_83. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 240.610 516.685 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[105]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 278.610 518.510 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[116]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 242.210 520.285 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[123]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 252.210 374.510 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[20]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 222.610 500.510 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[82]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 324.210 500.510 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[84]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 334.900 498.685 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[86]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 311.100 511.310 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[92]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 251.410 556.285 ) on M1 for NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[1]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#254 routed nets are extracted.
#    96 (0.16%) extracted nets are partially routed.
#61467 routed nets are imported.
#4 (0.01%) nets are without wires.
#177 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61902.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 96
#
#Start data preparation...
#
#Data preparation is done on Mon Mar  3 15:59:07 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar  3 15:59:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.25%
#  Metal 2        V        3394          84       53824     0.94%
#  Metal 3        H        3474           0       53824     0.10%
#  Metal 4        V        2464        1014       53824     5.11%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21416       4.23%  430592    12.55%
#
#  471 nets (0.76%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2190.14 (MB), peak = 2516.02 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2197.58 (MB), peak = 2516.02 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2190.57 (MB), peak = 2516.02 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2192.93 (MB), peak = 2516.02 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 177 (skipped).
#Total number of routable nets = 61725.
#Total number of nets in the design = 61902.
#
#100 routable nets have only global wires.
#61625 routable nets have only detail routed wires.
#22 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1198 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 13                  9              78  
#-------------------------------------------------------------------
#        Total                 13                  9              78  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                471                749           60505  
#-------------------------------------------------------------------
#        Total                471                749           60505  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      5(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      5(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1621508 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1484 um.
#Total wire length on LAYER M2 = 355507 um.
#Total wire length on LAYER M3 = 516241 um.
#Total wire length on LAYER M4 = 344435 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96940 um.
#Total wire length on LAYER M7 = 48596 um.
#Total wire length on LAYER M8 = 61516 um.
#Total number of vias = 488794
#Total number of multi-cut vias = 343511 ( 70.3%)
#Total number of single cut vias = 145283 ( 29.7%)
#Up-Via Summary (total 488794):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140394 ( 66.8%)     69768 ( 33.2%)     210162
#  Metal 2        3166 (  1.6%)    189273 ( 98.4%)     192439
#  Metal 3         537 (  1.1%)     50442 ( 98.9%)      50979
#  Metal 4         256 (  1.4%)     17882 ( 98.6%)      18138
#  Metal 5          45 (  0.6%)      7962 ( 99.4%)       8007
#  Metal 6         278 (  5.9%)      4425 ( 94.1%)       4703
#  Metal 7         607 ( 13.9%)      3759 ( 86.1%)       4366
#-----------------------------------------------------------
#               145283 ( 29.7%)    343511 ( 70.3%)     488794 
#
#Total number of involved priority nets 13
#Maximum src to sink distance for priority net 561.2
#Average of max src_to_sink distance for priority net 139.0
#Average of ave src_to_sink distance for priority net 102.4
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2193.01 (MB), peak = 2516.02 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2186.55 (MB), peak = 2516.02 (MB)
#Start Track Assignment.
#Done with 22 horizontal wires in 2 hboxes and 25 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1621538 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1492 um.
#Total wire length on LAYER M2 = 355514 um.
#Total wire length on LAYER M3 = 516246 um.
#Total wire length on LAYER M4 = 344439 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96941 um.
#Total wire length on LAYER M7 = 48598 um.
#Total wire length on LAYER M8 = 61518 um.
#Total number of vias = 488792
#Total number of multi-cut vias = 343511 ( 70.3%)
#Total number of single cut vias = 145281 ( 29.7%)
#Up-Via Summary (total 488792):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140393 ( 66.8%)     69768 ( 33.2%)     210161
#  Metal 2        3165 (  1.6%)    189273 ( 98.4%)     192438
#  Metal 3         537 (  1.1%)     50442 ( 98.9%)      50979
#  Metal 4         256 (  1.4%)     17882 ( 98.6%)      18138
#  Metal 5          45 (  0.6%)      7962 ( 99.4%)       8007
#  Metal 6         278 (  5.9%)      4425 ( 94.1%)       4703
#  Metal 7         607 ( 13.9%)      3759 ( 86.1%)       4366
#-----------------------------------------------------------
#               145281 ( 29.7%)    343511 ( 70.3%)     488792 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2274.62 (MB), peak = 2516.02 (MB)
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 87.70 (MB)
#Total memory = 2274.62 (MB)
#Peak memory = 2516.02 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.2% of the total area was rechecked for DRC, and 4.5% required routing.
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   CutSpc   Totals
#	M1            7        3        0        1        2        1       14
#	M2            4        4        6        0        0        0       14
#	Totals       11        7        6        1        2        1       28
#96 out of 117586 instances need to be verified(marked ipoed).
#3.1% of the total area is being checked for drcs
#3.1% of the total area was checked
#    number of violations = 117
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   CutSpc   MinCut   Totals
#	M1           51        7       27       10        2        1        1       99
#	M2            4        4       10        0        0        0        0       18
#	Totals       55       11       37       10        2        1        1      117
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2251.98 (MB), peak = 2516.02 (MB)
#start 1st optimization iteration ...
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   Totals
#	M1            5        2        0        3        1       11
#	M2            0        0        5        0        0        5
#	Totals        5        2        5        3        1       16
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2225.60 (MB), peak = 2516.02 (MB)
#start 2nd optimization iteration ...
#    number of violations = 10
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   MinStp    SpacV   Totals
#	M1            5        1        3        1       10
#	Totals        5        1        3        1       10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2237.97 (MB), peak = 2516.02 (MB)
#start 3rd optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1            0        0        0        0
#	M2            1        2        1        4
#	Totals        1        2        1        4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2243.16 (MB), peak = 2516.02 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2242.56 (MB), peak = 2516.02 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2243.84 (MB), peak = 2516.02 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1621455 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1483 um.
#Total wire length on LAYER M2 = 355412 um.
#Total wire length on LAYER M3 = 516241 um.
#Total wire length on LAYER M4 = 344521 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96934 um.
#Total wire length on LAYER M7 = 48582 um.
#Total wire length on LAYER M8 = 61490 um.
#Total number of vias = 488904
#Total number of multi-cut vias = 343006 ( 70.2%)
#Total number of single cut vias = 145898 ( 29.8%)
#Up-Via Summary (total 488904):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140523 ( 66.9%)     69644 ( 33.1%)     210167
#  Metal 2        3505 (  1.8%)    189004 ( 98.2%)     192509
#  Metal 3         683 (  1.3%)     50349 ( 98.7%)      51032
#  Metal 4         260 (  1.4%)     17873 ( 98.6%)      18133
#  Metal 5          42 (  0.5%)      7960 ( 99.5%)       8002
#  Metal 6         277 (  5.9%)      4421 ( 94.1%)       4698
#  Metal 7         608 ( 13.9%)      3755 ( 86.1%)       4363
#-----------------------------------------------------------
#               145898 ( 29.8%)    343006 ( 70.2%)     488904 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = -79.26 (MB)
#Total memory = 2195.36 (MB)
#Peak memory = 2516.02 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2197.10 (MB), peak = 2516.02 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1621455 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1483 um.
#Total wire length on LAYER M2 = 355412 um.
#Total wire length on LAYER M3 = 516241 um.
#Total wire length on LAYER M4 = 344521 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96934 um.
#Total wire length on LAYER M7 = 48582 um.
#Total wire length on LAYER M8 = 61490 um.
#Total number of vias = 488904
#Total number of multi-cut vias = 343006 ( 70.2%)
#Total number of single cut vias = 145898 ( 29.8%)
#Up-Via Summary (total 488904):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140523 ( 66.9%)     69644 ( 33.1%)     210167
#  Metal 2        3505 (  1.8%)    189004 ( 98.2%)     192509
#  Metal 3         683 (  1.3%)     50349 ( 98.7%)      51032
#  Metal 4         260 (  1.4%)     17873 ( 98.6%)      18133
#  Metal 5          42 (  0.5%)      7960 ( 99.5%)       8002
#  Metal 6         277 (  5.9%)      4421 ( 94.1%)       4698
#  Metal 7         608 ( 13.9%)      3755 ( 86.1%)       4363
#-----------------------------------------------------------
#               145898 ( 29.8%)    343006 ( 70.2%)     488904 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#6.12% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2219.73 (MB), peak = 2516.02 (MB)
#    number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2221.64 (MB), peak = 2516.02 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1621455 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1483 um.
#Total wire length on LAYER M2 = 355412 um.
#Total wire length on LAYER M3 = 516241 um.
#Total wire length on LAYER M4 = 344521 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96934 um.
#Total wire length on LAYER M7 = 48582 um.
#Total wire length on LAYER M8 = 61490 um.
#Total number of vias = 488904
#Total number of multi-cut vias = 343699 ( 70.3%)
#Total number of single cut vias = 145205 ( 29.7%)
#Up-Via Summary (total 488904):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140381 ( 66.8%)     69786 ( 33.2%)     210167
#  Metal 2        3135 (  1.6%)    189374 ( 98.4%)     192509
#  Metal 3         524 (  1.0%)     50508 ( 99.0%)      51032
#  Metal 4         252 (  1.4%)     17881 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         601 ( 13.8%)      3762 ( 86.2%)       4363
#-----------------------------------------------------------
#               145205 ( 29.7%)    343699 ( 70.3%)     488904 
#
#detailRoute Statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:46
#Increased memory = -54.72 (MB)
#Total memory = 2219.90 (MB)
#Peak memory = 2516.02 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 61902 NETS and 0 SPECIALNETS signatures
#Created 117587 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2228.46 (MB), peak = 2516.02 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2228.59 (MB), peak = 2516.02 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:21
#Elapsed time = 00:01:20
#Increased memory = -105.80 (MB)
#Total memory = 2166.76 (MB)
#Peak memory = 2516.02 (MB)
#Number of warnings = 63
#Total number of warnings = 370
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 16:00:14 2025
#
**optDesign ... cpu = 0:04:25, real = 0:04:22, mem = 2587.4M, totSessionCpu=2:59:42 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117586 and nets=61902 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2587.4M)
Extracted 10.0002% (CPU Time= 0:00:02.7  MEM= 2635.5M)
Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 2635.5M)
Extracted 30.0003% (CPU Time= 0:00:04.0  MEM= 2635.5M)
Extracted 40.0002% (CPU Time= 0:00:05.0  MEM= 2639.5M)
Extracted 50.0003% (CPU Time= 0:00:07.4  MEM= 2639.5M)
Extracted 60.0002% (CPU Time= 0:00:08.1  MEM= 2639.5M)
Extracted 70.0002% (CPU Time= 0:00:08.7  MEM= 2639.5M)
Extracted 80.0003% (CPU Time= 0:00:09.5  MEM= 2639.5M)
Extracted 90.0002% (CPU Time= 0:00:10.6  MEM= 2639.5M)
Extracted 100% (CPU Time= 0:00:13.1  MEM= 2639.5M)
Number of Extracted Resistors     : 1285928
Number of Extracted Ground Cap.   : 1258246
Number of Extracted Coupling Cap. : 2198544
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2627.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.6  Real Time: 0:00:16.0  MEM: 2627.496M)
**optDesign ... cpu = 0:04:42, real = 0:04:38, mem = 2587.4M, totSessionCpu=2:59:59 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61902,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2687.75 CPU=0:00:19.0 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:24.0  real=0:00:24.0  mem= 2687.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61902,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2663.79 CPU=0:00:07.4 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 2663.8M) ***
*** Done Building Timing Graph (cpu=0:00:40.1 real=0:00:40.0 totSessionCpu=3:00:39 mem=2663.8M)
**optDesign ... cpu = 0:05:22, real = 0:05:18, mem = 2593.0M, totSessionCpu=3:00:39 **
*** Timing NOT met, worst failing slack is -0.926
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 430 clock nets excluded from IPO operation.
*info: 430 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.926 TNS Slack -1234.268 Density 98.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.491|   -0.926|-1123.507|-1234.268|    98.75%|   0:00:01.0| 2824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.491|   -0.926|-1123.507|-1234.268|    98.75%|   0:00:01.0| 2824.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_18_/E                             |
|  -0.491|   -0.926|-1123.507|-1234.268|    98.75%|   0:00:01.0| 2824.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_93_/D                           |
|  -0.491|   -0.926|-1123.507|-1234.268|    98.75%|   0:00:01.0| 2824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -0.491|   -0.926|-1123.507|-1234.268|    98.75%|   0:00:00.0| 2824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -0.491|   -0.926|-1123.507|-1234.268|    98.75%|   0:00:00.0| 2824.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=2824.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:05.0 mem=2824.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 430 constrained nets 
Layer 7 has 639 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.9 real=0:00:06.0 mem=2824.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:36, real = 0:05:32, mem = 2675.1M, totSessionCpu=3:00:53 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:02, real=0:00:02, mem=2675.06M, totSessionCpu=3:00:55 .
**optDesign ... cpu = 0:05:38, real = 0:05:34, mem = 2675.1M, totSessionCpu=3:00:55 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2104.94MB/2104.94MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total)=2105.27MB/2105.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2105.31MB/2105.31MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 16:01:28 (2025-Mar-04 00:01:28 GMT)
2025-Mar-03 16:01:29 (2025-Mar-04 00:01:29 GMT): 10%
2025-Mar-03 16:01:29 (2025-Mar-04 00:01:29 GMT): 20%
2025-Mar-03 16:01:29 (2025-Mar-04 00:01:29 GMT): 30%
2025-Mar-03 16:01:29 (2025-Mar-04 00:01:29 GMT): 40%
2025-Mar-03 16:01:29 (2025-Mar-04 00:01:29 GMT): 50%
2025-Mar-03 16:01:29 (2025-Mar-04 00:01:29 GMT): 60%
2025-Mar-03 16:01:29 (2025-Mar-04 00:01:29 GMT): 70%
2025-Mar-03 16:01:29 (2025-Mar-04 00:01:29 GMT): 80%
2025-Mar-03 16:01:29 (2025-Mar-04 00:01:29 GMT): 90%

Finished Levelizing
2025-Mar-03 16:01:30 (2025-Mar-04 00:01:30 GMT)

Starting Activity Propagation
2025-Mar-03 16:01:30 (2025-Mar-04 00:01:30 GMT)
2025-Mar-03 16:01:31 (2025-Mar-04 00:01:31 GMT): 10%
2025-Mar-03 16:01:31 (2025-Mar-04 00:01:31 GMT): 20%

Finished Activity Propagation
2025-Mar-03 16:01:33 (2025-Mar-04 00:01:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:05, mem(process/total)=2107.18MB/2107.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 16:01:33 (2025-Mar-04 00:01:33 GMT)
 ... Calculating switching power
2025-Mar-03 16:01:33 (2025-Mar-04 00:01:33 GMT): 10%
2025-Mar-03 16:01:34 (2025-Mar-04 00:01:34 GMT): 20%
2025-Mar-03 16:01:34 (2025-Mar-04 00:01:34 GMT): 30%
2025-Mar-03 16:01:34 (2025-Mar-04 00:01:34 GMT): 40%
2025-Mar-03 16:01:34 (2025-Mar-04 00:01:34 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 16:01:35 (2025-Mar-04 00:01:35 GMT): 60%
2025-Mar-03 16:01:36 (2025-Mar-04 00:01:36 GMT): 70%
2025-Mar-03 16:01:38 (2025-Mar-04 00:01:38 GMT): 80%
2025-Mar-03 16:01:39 (2025-Mar-04 00:01:39 GMT): 90%

Finished Calculating power
2025-Mar-03 16:01:40 (2025-Mar-04 00:01:40 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:06, mem(process/total)=2108.32MB/2108.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2108.32MB/2108.32MB)

Ended Power Analysis: (cpu=0:00:13, real=0:00:13, mem(process/total)=2108.35MB/2108.35MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 16:01:40 (2025-Mar-04 00:01:40 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      178.50366913 	   65.8161%
Total Switching Power:      89.06981709 	   32.8409%
Total Leakage Power:         3.64251435 	    1.3430%
Total Power:               271.21600079
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.39       6.265      0.7326       106.4       39.23
Macro                                  0           0      0.8726      0.8726      0.3217
IO                                     0           0   1.824e-05   1.824e-05   6.725e-06
Combinational                      71.56       64.01       1.986       137.6       50.72
Clock (Combinational)              7.557       18.79     0.05158        26.4       9.735
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              178.5       89.07       3.643       271.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      178.5       89.07       3.643       271.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.557       18.79     0.05158        26.4       9.735
-----------------------------------------------------------------------------------------
Total                              7.557       18.79     0.05158        26.4       9.735
-----------------------------------------------------------------------------------------
Total leakage power = 3.64251 mW
Cell usage statistics:  
Library tcbn65gpluswc , 117586 cells ( 100.000000%) , 3.64251 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total)=2114.83MB/2114.83MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:05:52, real = 0:05:49, mem = 2675.1M, totSessionCpu=3:01:09 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:55, real = 0:05:52, mem = 2675.1M, totSessionCpu=3:01:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=2732.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2732.3M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2732.3M
** Profile ** Total reports :  cpu=0:00:03.6, mem=2677.1M
** Profile ** DRVs :  cpu=0:00:03.1, mem=2677.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.926  | -0.491  | -0.926  |
|           TNS (ns):| -1234.3 | -1123.5 |-110.761 |
|    Violating Paths:|  4222   |  3989   |   233   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2677.1M
**optDesign ... cpu = 0:06:03, real = 0:06:00, mem = 2675.1M, totSessionCpu=3:01:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2629.1M, totSessionCpu=3:01:30 **
#Created 847 library cell signatures
#Created 61902 NETS and 0 SPECIALNETS signatures
#Created 117587 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2267.45 (MB), peak = 2516.02 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2267.45 (MB), peak = 2516.02 (MB)
Begin checking placement ... (start mem=2629.1M, init mem=2629.1M)
*info: Placed = 117586         (Fixed = 169)
*info: Unplaced = 0           
Placement Density:98.75%(450320/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2629.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57634

Instance distribution across the VT partitions:

 LVT : inst = 25968 (45.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 25968 (45.1%)

 HVT : inst = 31642 (54.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31642 (54.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117586 and nets=61902 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2616.2M)
Extracted 10.0002% (CPU Time= 0:00:02.7  MEM= 2672.3M)
Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 2672.3M)
Extracted 30.0003% (CPU Time= 0:00:03.9  MEM= 2672.3M)
Extracted 40.0002% (CPU Time= 0:00:05.0  MEM= 2676.3M)
Extracted 50.0003% (CPU Time= 0:00:07.3  MEM= 2676.3M)
Extracted 60.0002% (CPU Time= 0:00:08.0  MEM= 2676.3M)
Extracted 70.0002% (CPU Time= 0:00:08.6  MEM= 2676.3M)
Extracted 80.0003% (CPU Time= 0:00:09.4  MEM= 2676.3M)
Extracted 90.0002% (CPU Time= 0:00:10.5  MEM= 2676.3M)
Extracted 100% (CPU Time= 0:00:13.1  MEM= 2676.3M)
Number of Extracted Resistors     : 1285928
Number of Extracted Ground Cap.   : 1258246
Number of Extracted Coupling Cap. : 2198544
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2656.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:16.6  Real Time: 0:00:16.0  MEM: 2656.277M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61902,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2723.8 CPU=0:00:16.5 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:18.4  real=0:00:18.0  mem= 2723.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61902,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2699.84 CPU=0:00:06.3 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 2699.8M) ***
*** Done Building Timing Graph (cpu=0:00:30.6 real=0:00:30.0 totSessionCpu=3:02:23 mem=2699.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2699.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2699.8M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2699.8M
** Profile ** DRVs :  cpu=0:00:02.2, mem=2699.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.926  | -0.491  | -0.926  |
|           TNS (ns):| -1234.3 | -1123.5 |-110.761 |
|    Violating Paths:|  4222   |  3989   |   233   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2699.8M
**optDesign ... cpu = 0:00:56, real = 0:00:56, mem = 2590.1M, totSessionCpu=3:02:26 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 2656.92M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 430 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.93 |          0|          0|          0|  98.75  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.93 |          0|          0|          0|  98.75  |   0:00:00.0|    2879.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 430 constrained nets 
Layer 7 has 639 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:04.0 mem=2879.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:08, real = 0:01:07, mem = 2748.9M, totSessionCpu=3:02:38 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 2748.95M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2748.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2748.9M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2757.0M
** Profile ** DRVs :  cpu=0:00:02.2, mem=2757.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=2748.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.926  | -0.491  | -0.926  |
|           TNS (ns):| -1234.3 | -1123.5 |-110.761 |
|    Violating Paths:|  4222   |  3989   |   233   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2757.0M
**optDesign ... cpu = 0:01:11, real = 0:01:10, mem = 2746.9M, totSessionCpu=3:02:41 **
** Profile ** Start :  cpu=0:00:00.0, mem=2737.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2737.4M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2737.4M
** Profile ** DRVs :  cpu=0:00:02.8, mem=2737.4M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.926  | -0.491  | -0.926  |
|           TNS (ns):| -1234.3 | -1123.5 |-110.761 |
|    Violating Paths:|  4222   |  3989   |   233   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2737.4M
**optDesign ... cpu = 0:01:16, real = 0:01:15, mem = 2680.2M, totSessionCpu=3:02:46 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 16:03:36 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61900 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1844/61725 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2280.70 (MB), peak = 2516.02 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -0.98 (MB)
#Total memory = 2280.70 (MB)
#Peak memory = 2516.02 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2282.70 (MB), peak = 2516.02 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2282.97 (MB), peak = 2516.02 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1621455 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1483 um.
#Total wire length on LAYER M2 = 355412 um.
#Total wire length on LAYER M3 = 516241 um.
#Total wire length on LAYER M4 = 344521 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96934 um.
#Total wire length on LAYER M7 = 48582 um.
#Total wire length on LAYER M8 = 61490 um.
#Total number of vias = 488904
#Total number of multi-cut vias = 343699 ( 70.3%)
#Total number of single cut vias = 145205 ( 29.7%)
#Up-Via Summary (total 488904):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140381 ( 66.8%)     69786 ( 33.2%)     210167
#  Metal 2        3135 (  1.6%)    189374 ( 98.4%)     192509
#  Metal 3         524 (  1.0%)     50508 ( 99.0%)      51032
#  Metal 4         252 (  1.4%)     17881 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         601 ( 13.8%)      3762 ( 86.2%)       4363
#-----------------------------------------------------------
#               145205 ( 29.7%)    343699 ( 70.3%)     488904 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 0.34 (MB)
#Total memory = 2281.04 (MB)
#Peak memory = 2516.02 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2282.90 (MB), peak = 2516.02 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1621455 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1483 um.
#Total wire length on LAYER M2 = 355412 um.
#Total wire length on LAYER M3 = 516241 um.
#Total wire length on LAYER M4 = 344521 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96934 um.
#Total wire length on LAYER M7 = 48582 um.
#Total wire length on LAYER M8 = 61490 um.
#Total number of vias = 488904
#Total number of multi-cut vias = 343699 ( 70.3%)
#Total number of single cut vias = 145205 ( 29.7%)
#Up-Via Summary (total 488904):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140381 ( 66.8%)     69786 ( 33.2%)     210167
#  Metal 2        3135 (  1.6%)    189374 ( 98.4%)     192509
#  Metal 3         524 (  1.0%)     50508 ( 99.0%)      51032
#  Metal 4         252 (  1.4%)     17881 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         601 ( 13.8%)      3762 ( 86.2%)       4363
#-----------------------------------------------------------
#               145205 ( 29.7%)    343699 ( 70.3%)     488904 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2306.05 (MB), peak = 2516.02 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2306.14 (MB), peak = 2516.02 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1621455 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1483 um.
#Total wire length on LAYER M2 = 355412 um.
#Total wire length on LAYER M3 = 516241 um.
#Total wire length on LAYER M4 = 344521 um.
#Total wire length on LAYER M5 = 196790 um.
#Total wire length on LAYER M6 = 96934 um.
#Total wire length on LAYER M7 = 48582 um.
#Total wire length on LAYER M8 = 61490 um.
#Total number of vias = 488904
#Total number of multi-cut vias = 343699 ( 70.3%)
#Total number of single cut vias = 145205 ( 29.7%)
#Up-Via Summary (total 488904):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      140381 ( 66.8%)     69786 ( 33.2%)     210167
#  Metal 2        3135 (  1.6%)    189374 ( 98.4%)     192509
#  Metal 3         524 (  1.0%)     50508 ( 99.0%)      51032
#  Metal 4         252 (  1.4%)     17881 ( 98.6%)      18133
#  Metal 5          40 (  0.5%)      7962 ( 99.5%)       8002
#  Metal 6         272 (  5.8%)      4426 ( 94.2%)       4698
#  Metal 7         601 ( 13.8%)      3762 ( 86.2%)       4363
#-----------------------------------------------------------
#               145205 ( 29.7%)    343699 ( 70.3%)     488904 
#
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 23.71 (MB)
#Total memory = 2304.41 (MB)
#Peak memory = 2516.02 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 61902 NETS and 0 SPECIALNETS signatures
#Created 117587 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2315.93 (MB), peak = 2516.02 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2316.06 (MB), peak = 2516.02 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:31
#Increased memory = -66.32 (MB)
#Total memory = 2287.54 (MB)
#Peak memory = 2516.02 (MB)
#Number of warnings = 1
#Total number of warnings = 371
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 16:04:07 2025
#
**optDesign ... cpu = 0:01:48, real = 0:01:46, mem = 2675.3M, totSessionCpu=3:03:18 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117586 and nets=61902 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 2675.3M)
Extracted 10.0002% (CPU Time= 0:00:03.6  MEM= 2723.4M)
Extracted 20.0002% (CPU Time= 0:00:04.1  MEM= 2723.4M)
Extracted 30.0003% (CPU Time= 0:00:05.0  MEM= 2723.4M)
Extracted 40.0002% (CPU Time= 0:00:06.2  MEM= 2727.4M)
Extracted 50.0003% (CPU Time= 0:00:09.4  MEM= 2727.4M)
Extracted 60.0002% (CPU Time= 0:00:10.4  MEM= 2727.4M)
Extracted 70.0002% (CPU Time= 0:00:11.0  MEM= 2727.4M)
Extracted 80.0003% (CPU Time= 0:00:12.0  MEM= 2727.4M)
Extracted 90.0002% (CPU Time= 0:00:13.2  MEM= 2727.4M)
Extracted 100% (CPU Time= 0:00:15.9  MEM= 2727.4M)
Number of Extracted Resistors     : 1285928
Number of Extracted Ground Cap.   : 1258246
Number of Extracted Coupling Cap. : 2198544
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2715.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:20.2  Real Time: 0:00:20.0  MEM: 2713.410M)
**optDesign ... cpu = 0:02:08, real = 0:02:07, mem = 2642.6M, totSessionCpu=3:03:39 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61902,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2733.33 CPU=0:00:16.4 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:20.2  real=0:00:20.0  mem= 2733.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61902,  11.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2709.37 CPU=0:00:06.3 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.5  real=0:00:06.0  mem= 2709.4M) ***
*** Done Building Timing Graph (cpu=0:00:33.3 real=0:00:33.0 totSessionCpu=3:04:12 mem=2709.4M)
**optDesign ... cpu = 0:02:42, real = 0:02:40, mem = 2648.2M, totSessionCpu=3:04:12 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:44, real = 0:02:42, mem = 2648.2M, totSessionCpu=3:04:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=2705.4M
** Profile ** Other data :  cpu=0:00:00.2, mem=2705.4M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2705.4M
** Profile ** Total reports :  cpu=0:00:02.7, mem=2650.2M
** Profile ** DRVs :  cpu=0:00:02.2, mem=2650.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.926  | -0.491  | -0.926  |
|           TNS (ns):| -1234.3 | -1123.5 |-110.761 |
|    Violating Paths:|  4222   |  3989   |   233   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2650.2M
**optDesign ... cpu = 0:02:50, real = 0:02:49, mem = 2648.2M, totSessionCpu=3:04:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2648.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 46.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 2
  Overlap     : 0
End Summary

  Verification Complete : 2 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:46.6  MEM: 107.5M)

<CMD> optDesign
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2637.0M, totSessionCpu=3:05:33 **
**WARN: (IMPOPT-3318):	Missing -preCTS|-postCTS|-postRoute option.
**ERROR: (IMPOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
Removing temporary dont_use automatically set for cells with technology sites with no row.

invalid command name "fixShorts"
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> deselectAll
<CMD> selectWire 10.0000 99.8350 685.6000 100.1650 1 VDD
<CMD> deselectAll
<CMD> selectWire 392.0700 99.5500 392.5500 99.6500 3 core_instance/psum_mem_instance/FE_OFN5536_n315
<CMD> deselectAll
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> deselectAll
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> deselectAll
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> deselectAll
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> deselectAll
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> deselectAll
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> deselectAll
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> deselectAll
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> deselectAll
<CMD> selectInst core_instance/psum_mem_instance/FE_OFC5536_n315
<CMD> deselectAll
<CMD> selectMarker 392.4100 99.5500 392.7900 99.6500 1 1 6
<CMD> fit
<CMD> deselectAll
<CMD> selectMarker 502.0100 239.9500 502.3900 240.0500 1 1 6
<CMD> deselectAll
<CMD> selectWire 501.9000 201.0000 502.3000 242.2000 8 core_instance/psum_mem_instance/FE_OFN5690_n695
<CMD> deselectAll
<CMD> selectMarker 502.0100 239.9500 502.3900 240.0500 1 1 6
<CMD> fit
<CMD> deselectAll
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 501.51 239.45 502.89 240.55
<CMD> redraw
<CMD> zoomBox 501.51 239.45 502.89 240.55
<CMD> zoomBox 391.91 99.05 393.29 100.15
<CMD> zoomBox 501.51 239.45 502.89 240.55
**WARN: (IMPSYT-13021):	Command nanoroute/nanoRoute is obsolete now. Replace it with the following commands:
globalDetailRouteBatch
<CMD> getNanoRouteMode -quiet -routeWithSiDriven
<CMD> getNanoRouteMode -quiet -routeSiEffort
<CMD> getNanoRouteMode -quiet -timing_engine
**WARN: (IMPTCM-70):	Option "-timing_engine" for command getNanoRouteMode is obsolete and has been replaced by "-timingEngine". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingEngine".
<CMD> getNanoRouteMode -quiet -routeWithTimingDriven
<CMD> getNanoRouteMode -quiet -routeWithEco
<CMD> trialRoute -handlePreroute
*** Starting trialRoute (mem=2626.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 430

Phase 1a-1d Overflow: 0.00% H + 0.02% V (0:00:02.1 2648.5M)

Phase 1e-1f Overflow: 0.00% H + 0.01% V (0:00:00.6 2648.5M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.34% V (0:00:04.3 2653.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	7	 0.00%
 -4:	0	 0.00%	22	 0.01%
 -3:	0	 0.00%	46	 0.02%
 -2:	0	 0.00%	200	 0.08%
 -1:	0	 0.00%	481	 0.18%
--------------------------------------
  0:	2	 0.00%	1181	 0.44%
  1:	8	 0.00%	2330	 0.88%
  2:	27	 0.01%	4093	 1.54%
  3:	87	 0.03%	6381	 2.40%
  4:	206	 0.08%	9971	 3.75%
  5:	265539	99.88%	241157	90.71%


Total length: 1.580e+06um, number of vias: 539996
M1(H) length: 2.851e+02um, number of vias: 211267
M2(V) length: 3.692e+05um, number of vias: 205477
M3(H) length: 5.571e+05um, number of vias: 51844
M4(V) length: 2.463e+05um, number of vias: 26918
M5(H) length: 1.268e+05um, number of vias: 21176
M6(V) length: 1.505e+05um, number of vias: 11081
M7(H) length: 5.850e+04um, number of vias: 12233
M8(V) length: 7.123e+04um

Peak Memory Usage was 2653.1M 
*** Finished trialRoute (cpu=0:00:13.9 mem=2653.1M) ***

<CMD_INTERNAL> setCteReport
<CMD> writeDesignTiming /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.timing_filesEBer3.tif
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117586 and nets=61902 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2595.3M)
Extracted 10.0004% (CPU Time= 0:00:02.4  MEM= 2667.4M)
Extracted 20.0004% (CPU Time= 0:00:02.7  MEM= 2667.4M)
Extracted 30.0004% (CPU Time= 0:00:03.5  MEM= 2671.4M)
Extracted 40.0003% (CPU Time= 0:00:04.5  MEM= 2671.4M)
Extracted 50.0003% (CPU Time= 0:00:06.0  MEM= 2671.4M)
Extracted 60.0003% (CPU Time= 0:00:06.7  MEM= 2671.4M)
Extracted 70.0003% (CPU Time= 0:00:07.0  MEM= 2671.4M)
Extracted 80.0003% (CPU Time= 0:00:07.9  MEM= 2671.4M)
Extracted 90.0002% (CPU Time= 0:00:09.1  MEM= 2671.4M)
Extracted 100% (CPU Time= 0:00:10.6  MEM= 2671.4M)
Number of Extracted Resistors     : 1014285
Number of Extracted Ground Cap.   : 1067769
Number of Extracted Coupling Cap. : 1949404
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2649.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:13.0  MEM: 2649.363M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=2699.85 CPU=0:00:07.1 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:23.6  real=0:00:23.0  mem= 2699.8M) ***
Worst slack reported in the design = -0.954100 (late)
*** writeDesignTiming (0:00:28.3) ***
<CMD> setNanoRouteMode -quiet -timingEngine /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.timing_filesEBer3.tif
Writing DEF file '.spc_def.def', current time is Mon Mar  3 16:33:38 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file '.spc_def.def' is written, current time is Mon Mar  3 16:33:39 2025 ...
<CMD> nanoroute -route_with_si_driven
NanoRoute running ...
#################  nanoroute  ################
#Copyright (c) 1999 - 2010
#Cadence Design Systems, Inc.
#All rights reserved. This work may not be copied, modified, 
#re-published, uploaded, executed, or distributed in any way, 
#in any medium, whether in whole or in part, without prior 
#written permission from Cadence Design Systems, Inc.
#http://www.cadence.com
#
#Product Version : 15.23-s045_1 NR160414-1105/15_23-UB
#Database Version : 2.30 {superthreading v1.26}
#Checkout Date : 04/14/2016:11:05:13 from 15_23
#Compiled Date : 04/22/2016 12:11:12 using tools-
#Hostname : ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64 2.20GHz)
#Current Working Directory : /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr
#nanoroute Executable : /acsnfs3/software/cadence-innovus152/tools.lnx86/plato/bin/64bit/nanoroute
#Current Date and Time : Mon Mar  3 16:33:40 2025
#
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_1
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_2
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_3
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_4
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_5
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_6
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_7
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_8
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_9
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_10
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_11
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_12
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_13
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_14
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_15
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_16
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_17
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_18
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_19
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_20
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_21
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_22
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_23
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_24
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_1
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_2
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_3
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_4
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_5
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_6
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_7
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_8
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_9
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_10
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_11
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_12
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_13
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_14
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_15
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_16
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_17
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_18
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_19
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_20
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_21
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_22
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_23
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_24
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_25
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_26
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_27
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_28
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_29
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_30
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_31
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_32
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_33
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_34
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_35
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_36
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_37
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_38
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_39
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_40
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_41
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_42
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_43
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_44
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_45
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_46
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_47
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_48
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_49
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_50
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_51
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_52
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_53
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_54
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_55
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_56
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_57
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_58
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_59
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_60
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_61
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_62
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_63
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_64
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_65
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_66
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_67
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_68
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_69
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_70
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_71
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_72
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_73
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_74
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_75
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_76
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_77
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_78
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_79
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_80
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_81
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_82
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_83
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_84
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_85
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_86
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_87
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_88
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_89
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_90
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_91
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_92
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_93
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_94
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_95
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_96
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_97
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_98
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_99
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_100
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_101
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_102
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_103
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_104
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_105
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_106
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_107
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_108
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_109
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_110
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_111
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_112
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_113
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_114
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_115
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_116
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_117
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_118
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_119
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_120
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_121
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_122
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_123
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_124
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_125
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_126
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_127
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_128
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_129
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_130
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/cnt_q[2]
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/cnt_q[2]
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/cnt_q[2]
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/o_valid
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_0__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_0__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_1__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_1__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_2__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_2__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_3__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_3__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_4__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_4__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_5__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_5__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_6__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_6__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_7__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_7__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET VDD
#WARNING (NRDB-151) Cannot find NET VSS

pdi global_detail_route

#Start global_detail_route on Mon Mar  3 16:33:43 2025
#
#Checked out 1 Innovus_Impl_System license(s) for Multi-Threading.
#Start routing data preparation.
#PEF scale factor was set to 1.000000
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-7) No PEF file was imported. An approximate PEF database will be used.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 131.34 (MB), peak = 162.98 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Mar  3 16:33:58 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar  3 16:33:59 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.25%
#  Metal 2        V        3394          84       53824     0.94%
#  Metal 3        H        3474           0       53824     0.10%
#  Metal 4        V        2464        1014       53824     5.11%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21416       4.23%  430592    12.55%
#
#  471 nets (0.76%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 141.56 (MB), peak = 162.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 145.66 (MB), peak = 162.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 209.83 (MB), peak = 212.08 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 217.75 (MB), peak = 222.18 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 264.75 (MB), peak = 279.26 (MB)
#
#
#Total number of routable nets = 61725.
#Total number of nets in the design = 61725.
#
#61725 routable nets have only global wires.
#1104 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                471                633           60621  
#-------------------------------------------------------------------
#        Total                471                633           60621  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                471                633           60621  
#-------------------------------------------------------------------
#        Total                471                633           60621  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   2340(4.39%)    518(0.97%)     42(0.08%)      4(0.01%)   (5.44%)
#   Metal 3      7(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4      5(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   2352(0.62%)    518(0.14%)     42(0.01%)      4(0.00%)   (0.77%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
#  Overflow after GR: 0.00% H + 1.37% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1511603 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 645 um.
#Total wire length on LAYER M2 = 303258 um.
#Total wire length on LAYER M3 = 474418 um.
#Total wire length on LAYER M4 = 299428 um.
#Total wire length on LAYER M5 = 205902 um.
#Total wire length on LAYER M6 = 95040 um.
#Total wire length on LAYER M7 = 61875 um.
#Total wire length on LAYER M8 = 71037 um.
#Total number of vias = 457426
#Up-Via Summary (total 457426):
#           
#-----------------------
#  Metal 1       203085
#  Metal 2       157172
#  Metal 3        44231
#  Metal 4        21956
#  Metal 5        12723
#  Metal 6         9728
#  Metal 7         8531
#-----------------------
#                457426 
#
#Max overcon = 13 tracks.
#Total overcon = 0.77%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:42, elapsed time = 00:00:42, memory = 264.00 (MB), peak = 279.26 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 204.41 (MB), peak = 279.26 (MB)
#Start Track Assignment.
#Done with 117102 horizontal wires in 2 hboxes and 95771 vertical wires in 2 hboxes.
#Done with 24251 horizontal wires in 2 hboxes and 16800 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1595056 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 58647 um.
#Total wire length on LAYER M2 = 299717 um.
#Total wire length on LAYER M3 = 497481 um.
#Total wire length on LAYER M4 = 300894 um.
#Total wire length on LAYER M5 = 208332 um.
#Total wire length on LAYER M6 = 95624 um.
#Total wire length on LAYER M7 = 62844 um.
#Total wire length on LAYER M8 = 71517 um.
#Total number of vias = 457426
#Up-Via Summary (total 457426):
#           
#-----------------------
#  Metal 1       203085
#  Metal 2       157172
#  Metal 3        44231
#  Metal 4        21956
#  Metal 5        12723
#  Metal 6         9728
#  Metal 7         8531
#-----------------------
#                457426 
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 222.95 (MB), peak = 279.26 (MB)
#
#Cpu time = 00:01:14
#Elapsed time = 00:01:14
#Increased memory = 111.60 (MB)
#Total memory = 222.95 (MB)
#Peak memory = 279.26 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 29
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   MinCut   Totals
#	M1            0       11        1        1        0       13
#	M2            5        5        3        0        0       13
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        0        0
#	M5            0        0        1        0        2        3
#	Totals        5       16        5        1        2       29
#cpu time = 00:06:23, elapsed time = 00:06:23, memory = 266.09 (MB), peak = 305.20 (MB)
#start 1st optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        0        1
#	M2            1        1        2
#	Totals        2        1        3
#    number of process antenna violations = 16
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 262.80 (MB), peak = 305.20 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 16
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 262.01 (MB), peak = 305.20 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 261.86 (MB), peak = 305.20 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 261.68 (MB), peak = 305.20 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 261.72 (MB), peak = 305.20 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1553630 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1194 um.
#Total wire length on LAYER M2 = 342336 um.
#Total wire length on LAYER M3 = 509772 um.
#Total wire length on LAYER M4 = 299957 um.
#Total wire length on LAYER M5 = 192661 um.
#Total wire length on LAYER M6 = 97059 um.
#Total wire length on LAYER M7 = 49133 um.
#Total wire length on LAYER M8 = 61518 um.
#Total number of vias = 531823
#Total number of multi-cut vias = 7187 (  1.4%)
#Total number of single cut vias = 524636 ( 98.6%)
#Up-Via Summary (total 531823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      209084 ( 99.0%)      2171 (  1.0%)     211255
#  Metal 2      234581 (100.0%)         0 (  0.0%)     234581
#  Metal 3       49012 (100.0%)         0 (  0.0%)      49012
#  Metal 4       17948 (100.0%)         0 (  0.0%)      17948
#  Metal 5        3502 ( 41.1%)      5016 ( 58.9%)       8518
#  Metal 6        5624 (100.0%)         0 (  0.0%)       5624
#  Metal 7        4885 (100.0%)         0 (  0.0%)       4885
#-----------------------------------------------------------
#               524636 ( 98.6%)      7187 (  1.4%)     531823 
#
#Total number of DRC violations = 0
#Cpu time = 00:06:28
#Elapsed time = 00:06:28
#Increased memory = 24.99 (MB)
#Total memory = 247.94 (MB)
#Peak memory = 305.20 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 260.23 (MB), peak = 305.20 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1553630 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1194 um.
#Total wire length on LAYER M2 = 342336 um.
#Total wire length on LAYER M3 = 509772 um.
#Total wire length on LAYER M4 = 299957 um.
#Total wire length on LAYER M5 = 192661 um.
#Total wire length on LAYER M6 = 97059 um.
#Total wire length on LAYER M7 = 49133 um.
#Total wire length on LAYER M8 = 61518 um.
#Total number of vias = 531823
#Total number of multi-cut vias = 7187 (  1.4%)
#Total number of single cut vias = 524636 ( 98.6%)
#Up-Via Summary (total 531823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      209084 ( 99.0%)      2171 (  1.0%)     211255
#  Metal 2      234581 (100.0%)         0 (  0.0%)     234581
#  Metal 3       49012 (100.0%)         0 (  0.0%)      49012
#  Metal 4       17948 (100.0%)         0 (  0.0%)      17948
#  Metal 5        3502 ( 41.1%)      5016 ( 58.9%)       8518
#  Metal 6        5624 (100.0%)         0 (  0.0%)       5624
#  Metal 7        4885 (100.0%)         0 (  0.0%)       4885
#-----------------------------------------------------------
#               524636 ( 98.6%)      7187 (  1.4%)     531823 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 258.85 (MB), peak = 305.20 (MB)
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1553630 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1194 um.
#Total wire length on LAYER M2 = 342336 um.
#Total wire length on LAYER M3 = 509772 um.
#Total wire length on LAYER M4 = 299957 um.
#Total wire length on LAYER M5 = 192661 um.
#Total wire length on LAYER M6 = 97059 um.
#Total wire length on LAYER M7 = 49133 um.
#Total wire length on LAYER M8 = 61518 um.
#Total number of vias = 531823
#Total number of multi-cut vias = 7187 (  1.4%)
#Total number of single cut vias = 524636 ( 98.6%)
#Up-Via Summary (total 531823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      209084 ( 99.0%)      2171 (  1.0%)     211255
#  Metal 2      234581 (100.0%)         0 (  0.0%)     234581
#  Metal 3       49012 (100.0%)         0 (  0.0%)      49012
#  Metal 4       17948 (100.0%)         0 (  0.0%)      17948
#  Metal 5        3502 ( 41.1%)      5016 ( 58.9%)       8518
#  Metal 6        5624 (100.0%)         0 (  0.0%)       5624
#  Metal 7        4885 (100.0%)         0 (  0.0%)       4885
#-----------------------------------------------------------
#               524636 ( 98.6%)      7187 (  1.4%)     531823 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#detailRoute Statistics:
#Cpu time = 00:06:35
#Elapsed time = 00:06:36
#Increased memory = 30.62 (MB)
#Total memory = 253.57 (MB)
#Peak memory = 305.20 (MB)
#
#global_detail_route statistics:
#Cpu time = 00:07:49
#Elapsed time = 00:07:49
#Increased memory = 142.23 (MB)
#Total memory = 253.57 (MB)
#Peak memory = 305.20 (MB)
#Number of warnings = 30
#Total number of warnings = 207
#Number of fails = 0
#Total number of fails = 0
#Complete global_detail_route on Mon Mar  3 16:41:32 2025
#

pdi export_design -full -wire_extension_format .nano_def.def

#Start export_design on Mon Mar  3 16:41:32 2025
#
#
#export_design statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 253.57 (MB)
#Peak memory = 305.20 (MB)
#Number of warnings = 0
#Total number of warnings = 207
#Number of fails = 0
#Total number of fails = 0
#Complete export_design on Mon Mar  3 16:41:33 2025
#

pdi export_design -ref .nano_ref.ref

#Start export_design on Mon Mar  3 16:41:33 2025
#
#WARNING (NRDB-463) Wrong args (export_design): should be: -ref [ -def [ -full ] [ -wire_extension_format ] [ -honor_no_wire_extension_at_pin ] [ -no_lef_via ] [ -dbunit { 100 | 1000 | 200 | 2000 }]] | [ -sdf ] | [[ -gds ] [ -layermap filename ] [ -version gds_version_num ]] | [ -flatten_verilog ] | [ -touched_net ] filename.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 253.57 (MB)
#Peak memory = 305.20 (MB)
#WARNING (NRIF-19) Failed to complete export_design on Mon Mar  3 16:41:33 2025
#

    while executing
"pdi export_design -ref .nano_ref.ref"
    (file ".run_nano.tcl" line 9)
Reading DEF file '.nano_def.def', current time is Mon Mar  3 16:41:34 2025 ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file .nano_def.def at line 3.
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (1391200 1390000)
**WARN: (IMPDF-315):	Via 'VIA12_1cut' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_H' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_V' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_FAT_C' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_FAT_H' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_FAT_V' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_FAT' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_E' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_W' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_N' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_S' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_HN' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_HS' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_4cut' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_V' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_H' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_FAT_C' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_FAT_V' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_FAT_H' is already defined in LEF file, DEF via is ignored.
**WARN: (EMS-27):	Message (IMPDF-315) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
defIn read 50000 lines...
defIn read 60000 lines...
defIn read 70000 lines...
defIn read 80000 lines...
defIn read 90000 lines...
defIn read 100000 lines...
defIn read 110000 lines...
defIn read 120000 lines...
defIn read 130000 lines...
defIn read 140000 lines...
defIn read 150000 lines...
defIn read 160000 lines...
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
defIn read 170000 lines...
defIn read 180000 lines...
defIn read 190000 lines...
defIn read 200000 lines...
defIn read 210000 lines...
defIn read 220000 lines...
defIn read 230000 lines...
defIn read 240000 lines...
defIn read 250000 lines...
defIn read 260000 lines...
defIn read 270000 lines...
defIn read 280000 lines...
defIn read 290000 lines...
defIn read 300000 lines...
defIn read 310000 lines...
defIn read 320000 lines...
defIn read 330000 lines...
defIn read 340000 lines...
defIn read 350000 lines...
defIn read 360000 lines...
defIn read 370000 lines...
defIn read 380000 lines...
defIn read 390000 lines...
defIn read 400000 lines...
defIn read 410000 lines...
defIn read 420000 lines...
defIn read 430000 lines...
defIn read 440000 lines...
defIn read 450000 lines...
defIn read 460000 lines...
defIn read 470000 lines...
defIn read 480000 lines...
defIn read 490000 lines...
defIn read 500000 lines...
defIn read 510000 lines...
defIn read 520000 lines...
defIn read 530000 lines...
defIn read 540000 lines...
defIn read 550000 lines...
defIn read 560000 lines...
defIn read 570000 lines...
defIn read 580000 lines...
defIn read 590000 lines...
defIn read 600000 lines...
defIn read 610000 lines...
defIn read 620000 lines...
defIn read 630000 lines...
defIn read 640000 lines...
defIn read 650000 lines...
defIn read 660000 lines...
defIn read 670000 lines...
defIn read 680000 lines...
DEF file '.nano_def.def' is parsed, current time is Mon Mar  3 16:41:39 2025.
Updating the floorplan ...
floor plan core box changed from {{10.000000,10.000000},{685.600000,685.000000}} to {{10.000000,10.000000},{685.600000,685.000000}}
<CMD> selectInst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7259_CTS_7
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2655.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 41.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 6
  Overlap     : 0
End Summary

  Verification Complete : 6 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:41.5  MEM: 56.5M)

<CMD> deselectAll
<CMD> selectInst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC7259_CTS_7
<CMD> zoomOut
<CMD> fit
<CMD> setLayerPreference violation -isVisible 1
<CMD> uiKit::addWidget vb -type main
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 613.95 364.97 615.05 366.39
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2675.5M, totSessionCpu=3:19:34 **
#Created 847 library cell signatures
#Created 61902 NETS and 0 SPECIALNETS signatures
#Created 117587 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2230.59 (MB), peak = 2592.47 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2230.76 (MB), peak = 2592.47 (MB)
Begin checking placement ... (start mem=2675.5M, init mem=2675.5M)
*info: Placed = 117586         (Fixed = 169)
*info: Unplaced = 0           
Placement Density:98.75%(450320/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2675.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Opt: RC extraction mode changed to 'detail'
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57634

Instance distribution across the VT partitions:

 LVT : inst = 25968 (45.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 25968 (45.1%)

 HVT : inst = 31642 (54.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31642 (54.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117586 and nets=61902 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2667.5M)
Extracted 10.0005% (CPU Time= 0:00:02.5  MEM= 2723.5M)
Extracted 20.0005% (CPU Time= 0:00:02.8  MEM= 2723.5M)
Extracted 30.0005% (CPU Time= 0:00:03.5  MEM= 2727.6M)
Extracted 40.0005% (CPU Time= 0:00:04.2  MEM= 2727.6M)
Extracted 50.0005% (CPU Time= 0:00:06.3  MEM= 2727.6M)
Extracted 60.0005% (CPU Time= 0:00:07.0  MEM= 2727.6M)
Extracted 70.0005% (CPU Time= 0:00:07.3  MEM= 2727.6M)
Extracted 80.0005% (CPU Time= 0:00:08.0  MEM= 2727.6M)
Extracted 90.0005% (CPU Time= 0:00:08.7  MEM= 2727.6M)
Extracted 100% (CPU Time= 0:00:11.0  MEM= 2727.6M)
Number of Extracted Resistors     : 1110538
Number of Extracted Ground Cap.   : 1033560
Number of Extracted Coupling Cap. : 1832588
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2707.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.2  Real Time: 0:00:14.0  MEM: 2707.535M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61902,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2756.71 CPU=0:00:18.9 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:20.7  real=0:00:20.0  mem= 2756.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61902,  21.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2732.75 CPU=0:00:12.0 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:12.2  real=0:00:12.0  mem= 2732.8M) ***
*** Done Building Timing Graph (cpu=0:00:38.2 real=0:00:39.0 totSessionCpu=3:20:32 mem=2732.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2732.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2732.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2732.8M
** Profile ** DRVs :  cpu=0:00:02.0, mem=2732.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.903  | -0.588  | -0.903  |
|           TNS (ns):| -1366.2 | -1211.9 |-154.384 |
|    Violating Paths:|  5358   |  4311   |  1048   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2732.8M
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 2634.3M, totSessionCpu=3:20:35 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 2699.06M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 430 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     2   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | -0.90 |          0|          0|          0|  98.75  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.90 |          0|          0|          2|  98.75  |   0:00:00.0|    2940.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.90 |          0|          0|          0|  98.75  |   0:00:00.0|    2940.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 430 constrained nets 
Layer 7 has 636 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:04.1 real=0:00:04.0 mem=2940.8M) ***

*** Starting refinePlace (3:20:47 mem=2995.0M) ***
Density distribution unevenness ratio = 0.761%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2995.0MB
Summary Report:
Instances move: 0 (out of 57465 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2995.0MB
*** Finished refinePlace (3:20:49 mem=2995.0M) ***
Density distribution unevenness ratio = 0.760%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:15, real = 0:01:14, mem = 2789.1M, totSessionCpu=3:20:50 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 2789.10M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2789.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2789.1M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2799.1M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2799.1M

------------------------------------------------------------
     SI Timing Summary (cpu=0.18min real=0.17min mem=2789.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.903  | -0.588  | -0.903  |
|           TNS (ns):| -1366.0 | -1211.7 |-154.330 |
|    Violating Paths:|  5343   |  4297   |  1047   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2799.1M
**optDesign ... cpu = 0:01:18, real = 0:01:17, mem = 2789.1M, totSessionCpu=3:20:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=2779.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2779.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2779.6M
** Profile ** DRVs :  cpu=0:00:02.0, mem=2779.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.903  | -0.588  | -0.903  |
|           TNS (ns):| -1366.0 | -1211.7 |-154.330 |
|    Violating Paths:|  5343   |  4297   |  1047   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2779.6M
**optDesign ... cpu = 0:01:23, real = 0:01:22, mem = 2722.3M, totSessionCpu=3:20:57 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 16:44:30 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances resized = 2
#  Total number of placement changes (moved instances are counted twice) = 2
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61900 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1841/61725 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2330.08 (MB), peak = 2592.47 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#61725 routed nets are extracted.
#177 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61902.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 16.97 (MB)
#Total memory = 2347.96 (MB)
#Peak memory = 2592.47 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 6
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            6        6
#	Totals        6        6
#2 out of 117586 instances need to be verified(marked ipoed).
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#    number of violations = 6
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            6        6
#	Totals        6        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2358.16 (MB), peak = 2592.47 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2373.73 (MB), peak = 2592.47 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2370.11 (MB), peak = 2592.47 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2370.14 (MB), peak = 2592.47 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1553630 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1194 um.
#Total wire length on LAYER M2 = 342333 um.
#Total wire length on LAYER M3 = 509775 um.
#Total wire length on LAYER M4 = 299957 um.
#Total wire length on LAYER M5 = 192661 um.
#Total wire length on LAYER M6 = 97059 um.
#Total wire length on LAYER M7 = 49133 um.
#Total wire length on LAYER M8 = 61518 um.
#Total number of vias = 531823
#Total number of multi-cut vias = 7187 (  1.4%)
#Total number of single cut vias = 524636 ( 98.6%)
#Up-Via Summary (total 531823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      209084 ( 99.0%)      2171 (  1.0%)     211255
#  Metal 2      234581 (100.0%)         0 (  0.0%)     234581
#  Metal 3       49012 (100.0%)         0 (  0.0%)      49012
#  Metal 4       17948 (100.0%)         0 (  0.0%)      17948
#  Metal 5        3502 ( 41.1%)      5016 ( 58.9%)       8518
#  Metal 6        5624 (100.0%)         0 (  0.0%)       5624
#  Metal 7        4885 (100.0%)         0 (  0.0%)       4885
#-----------------------------------------------------------
#               524636 ( 98.6%)      7187 (  1.4%)     531823 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 11.41 (MB)
#Total memory = 2359.39 (MB)
#Peak memory = 2592.47 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2361.43 (MB), peak = 2592.47 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 471
#Total wire length = 1553630 um.
#Total half perimeter of net bounding box = 1383066 um.
#Total wire length on LAYER M1 = 1194 um.
#Total wire length on LAYER M2 = 342333 um.
#Total wire length on LAYER M3 = 509775 um.
#Total wire length on LAYER M4 = 299957 um.
#Total wire length on LAYER M5 = 192661 um.
#Total wire length on LAYER M6 = 97059 um.
#Total wire length on LAYER M7 = 49133 um.
#Total wire length on LAYER M8 = 61518 um.
#Total number of vias = 531823
#Total number of multi-cut vias = 7187 (  1.4%)
#Total number of single cut vias = 524636 ( 98.6%)
#Up-Via Summary (total 531823):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      209084 ( 99.0%)      2171 (  1.0%)     211255
#  Metal 2      234581 (100.0%)         0 (  0.0%)     234581
#  Metal 3       49012 (100.0%)         0 (  0.0%)      49012
#  Metal 4       17948 (100.0%)         0 (  0.0%)      17948
#  Metal 5        3502 ( 41.1%)      5016 ( 58.9%)       8518
#  Metal 6        5624 (100.0%)         0 (  0.0%)       5624
#  Metal 7        4885 (100.0%)         0 (  0.0%)       4885
#-----------------------------------------------------------
#               524636 ( 98.6%)      7187 (  1.4%)     531823 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 11.71 (MB)
#Total memory = 2359.70 (MB)
#Peak memory = 2592.47 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 61902 NETS and 0 SPECIALNETS signatures
#Created 117587 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2373.46 (MB), peak = 2592.47 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2373.60 (MB), peak = 2592.47 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:22
#Increased memory = -84.15 (MB)
#Total memory = 2304.45 (MB)
#Peak memory = 2592.47 (MB)
#Number of warnings = 1
#Total number of warnings = 372
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 16:44:52 2025
#
**optDesign ... cpu = 0:01:46, real = 0:01:44, mem = 2684.7M, totSessionCpu=3:21:20 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117586 and nets=61902 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2684.7M)
Extracted 10.0003% (CPU Time= 0:00:02.5  MEM= 2732.8M)
Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2732.8M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 2736.8M)
Extracted 40.0003% (CPU Time= 0:00:04.2  MEM= 2736.8M)
Extracted 50.0003% (CPU Time= 0:00:06.4  MEM= 2736.8M)
Extracted 60.0004% (CPU Time= 0:00:07.0  MEM= 2736.8M)
Extracted 70.0004% (CPU Time= 0:00:07.4  MEM= 2736.8M)
Extracted 80.0004% (CPU Time= 0:00:08.2  MEM= 2736.8M)
Extracted 90.0004% (CPU Time= 0:00:09.0  MEM= 2736.8M)
Extracted 100% (CPU Time= 0:00:11.3  MEM= 2736.8M)
Number of Extracted Resistors     : 1096566
Number of Extracted Ground Cap.   : 1033539
Number of Extracted Coupling Cap. : 1832516
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2724.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.4  Real Time: 0:00:14.0  MEM: 2724.762M)
**optDesign ... cpu = 0:02:00, real = 0:01:58, mem = 2684.7M, totSessionCpu=3:21:34 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61902,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2785.02 CPU=0:00:19.4 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:23.3  real=0:00:23.0  mem= 2785.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61902,  21.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2761.06 CPU=0:00:13.1 REAL=0:00:13.0)
*** CDM Built up (cpu=0:00:13.3  real=0:00:14.0  mem= 2761.1M) ***
*** Done Building Timing Graph (cpu=0:00:43.0 real=0:00:43.0 totSessionCpu=3:22:17 mem=2761.1M)
**optDesign ... cpu = 0:02:43, real = 0:02:41, mem = 2690.3M, totSessionCpu=3:22:17 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:46, real = 0:02:44, mem = 2690.3M, totSessionCpu=3:22:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=2747.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2747.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2747.6M
** Profile ** Total reports :  cpu=0:00:02.6, mem=2692.3M
** Profile ** DRVs :  cpu=0:00:02.0, mem=2692.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.903  | -0.588  | -0.903  |
|           TNS (ns):| -1366.0 | -1211.7 |-154.330 |
|    Violating Paths:|  5342   |  4297   |  1046   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2692.3M
**optDesign ... cpu = 0:02:51, real = 0:02:49, mem = 2690.3M, totSessionCpu=3:22:26 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2690.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 40.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 2
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 2 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:40.5  MEM: 90.5M)

<CMD> fit
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2688.9M, totSessionCpu=3:23:18 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 61902 NETS and 0 SPECIALNETS signatures
#Created 117587 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2350.05 (MB), peak = 2616.33 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2350.05 (MB), peak = 2616.33 (MB)
Begin checking placement ... (start mem=2688.9M, init mem=2688.9M)
*info: Placed = 117586         (Fixed = 169)
*info: Unplaced = 0           
Placement Density:98.75%(450320/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2688.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 57634

Instance distribution across the VT partitions:

 LVT : inst = 25969 (45.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 25969 (45.1%)

 HVT : inst = 31641 (54.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 31641 (54.9%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117586 and nets=61902 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2676.1M)
Extracted 10.0003% (CPU Time= 0:00:02.6  MEM= 2748.2M)
Extracted 20.0003% (CPU Time= 0:00:02.9  MEM= 2748.2M)
Extracted 30.0003% (CPU Time= 0:00:03.5  MEM= 2752.2M)
Extracted 40.0003% (CPU Time= 0:00:04.2  MEM= 2752.2M)
Extracted 50.0003% (CPU Time= 0:00:06.3  MEM= 2752.2M)
Extracted 60.0004% (CPU Time= 0:00:07.0  MEM= 2752.2M)
Extracted 70.0004% (CPU Time= 0:00:07.4  MEM= 2752.2M)
Extracted 80.0004% (CPU Time= 0:00:08.1  MEM= 2752.2M)
Extracted 90.0004% (CPU Time= 0:00:08.8  MEM= 2752.2M)
Extracted 100% (CPU Time= 0:00:11.1  MEM= 2752.2M)
Number of Extracted Resistors     : 1096566
Number of Extracted Ground Cap.   : 1033539
Number of Extracted Coupling Cap. : 1832516
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2732.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.2  Real Time: 0:00:14.0  MEM: 2732.168M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61902,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2799.69 CPU=0:00:19.4 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:21.1  real=0:00:21.0  mem= 2799.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61902,  21.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2775.73 CPU=0:00:13.1 REAL=0:00:13.0)
*** CDM Built up (cpu=0:00:13.4  real=0:00:13.0  mem= 2775.7M) ***
*** Done Building Timing Graph (cpu=0:00:41.3 real=0:00:42.0 totSessionCpu=3:24:19 mem=2775.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=2775.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2775.7M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2775.7M
** Profile ** DRVs :  cpu=0:00:02.8, mem=2775.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.903  | -0.588  | -0.903  |
|           TNS (ns):| -1366.0 | -1211.7 |-154.330 |
|    Violating Paths:|  5342   |  4297   |  1046   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.985%
       (98.748% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2775.7M
**optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 2660.0M, totSessionCpu=3:24:23 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.903
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 430 clock nets excluded from IPO operation.
*info: 430 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.903 TNS Slack -1366.025 Density 98.75
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.589|   -0.903|-1211.727|-1366.025|    98.75%|   0:00:00.0| 2880.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.581|   -0.903|-1210.345|-1364.643|    98.75%|   0:00:01.0| 2880.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 2 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.531|   -0.903|-1236.455|-1391.584|    98.75%|   0:00:16.0| 2877.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.531|   -0.903|-1236.456|-1391.584|    98.75%|   0:00:02.0| 2884.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.2 real=0:00:19.0 mem=2884.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.4 real=0:00:19.0 mem=2884.8M) ***
** GigaOpt Optimizer WNS Slack -0.903 TNS Slack -1391.584 Density 98.75
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 22 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 432 constrained nets 
Layer 7 has 637 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:20.8 real=0:00:21.0 mem=2884.8M) ***
*** Starting refinePlace (3:24:57 mem=2873.8M) ***
Density distribution unevenness ratio = 0.758%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2873.8MB
Summary Report:
Instances move: 0 (out of 57478 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2873.8MB
*** Finished refinePlace (3:24:59 mem=2873.8M) ***
Density distribution unevenness ratio = 0.756%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 432 clock nets excluded from IPO operation.
*info: 432 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.903 TNS Slack -1391.584 Density 98.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.531|   -0.903|-1236.456|-1391.584|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.531|   -0.903|-1225.602|-1380.731|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.531|   -0.903|-1225.221|-1380.349|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -0.531|   -0.903|-1224.051|-1379.180|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.531|   -0.903|-1220.496|-1375.625|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.531|   -0.903|-1220.424|-1375.553|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.531|   -0.903|-1218.042|-1373.171|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_54_/E                             |
|  -0.531|   -0.903|-1213.668|-1368.797|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_29_/E                             |
|  -0.531|   -0.903|-1213.005|-1368.134|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.531|   -0.903|-1212.547|-1367.676|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.531|   -0.903|-1212.463|-1367.591|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -0.531|   -0.903|-1212.069|-1367.198|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_90_/D                           |
|  -0.531|   -0.903|-1209.130|-1364.259|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_90_/D                           |
|  -0.531|   -0.903|-1208.924|-1364.053|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_125_/E                            |
|  -0.531|   -0.903|-1208.906|-1364.035|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_125_/E                            |
|  -0.531|   -0.903|-1208.528|-1363.656|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_117_/E                            |
|  -0.531|   -0.903|-1208.144|-1363.272|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_117_/E                            |
|  -0.531|   -0.903|-1207.646|-1362.774|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.531|   -0.903|-1207.537|-1362.666|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.531|   -0.903|-1207.460|-1362.588|    98.75%|   0:00:00.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.531|   -0.903|-1207.396|-1362.524|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_21_/E                             |
|  -0.531|   -0.903|-1207.363|-1362.491|    98.75%|   0:00:01.0| 2885.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_47_/D                           |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 10 and inserted 9 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.535|   -0.925|-1191.797|-1352.354|    98.75%|   0:00:24.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.535|   -0.925|-1191.711|-1352.268|    98.75%|   0:00:01.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_83_/D                           |
|  -0.535|   -0.925|-1191.405|-1351.962|    98.75%|   0:00:01.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_58_/D                           |
|  -0.535|   -0.925|-1190.296|-1350.853|    98.75%|   0:00:01.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
|  -0.535|   -0.925|-1190.155|-1350.712|    98.75%|   0:00:01.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.535|   -0.925|-1190.101|-1350.658|    98.75%|   0:00:00.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.535|   -0.925|-1190.040|-1350.597|    98.75%|   0:00:00.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.535|   -0.925|-1188.333|-1348.891|    98.75%|   0:00:02.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_13_/D                                       |
|  -0.535|   -0.925|-1188.254|-1348.811|    98.75%|   0:00:00.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_11_/D                                       |
|  -0.535|   -0.925|-1187.931|-1348.488|    98.75%|   0:00:00.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.535|   -0.925|-1187.918|-1348.475|    98.75%|   0:00:01.0| 2930.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.535|   -0.925|-1187.374|-1347.931|    98.76%|   0:00:12.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -0.535|   -0.925|-1187.374|-1347.931|    98.76%|   0:00:01.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.535|   -0.925|-1190.997|-1351.554|    98.76%|   0:00:01.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.535|   -0.925|-1190.977|-1351.534|    98.76%|   0:00:01.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -0.535|   -0.925|-1190.651|-1351.208|    98.76%|   0:00:00.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.535|   -0.925|-1190.625|-1351.142|    98.76%|   0:00:01.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory15_reg_106_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.535|   -0.925|-1190.569|-1351.028|    98.76%|   0:00:01.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.535|   -0.925|-1190.388|-1350.846|    98.76%|   0:00:01.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.535|   -0.925|-1190.379|-1350.837|    98.76%|   0:00:00.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.535|   -0.925|-1190.376|-1350.835|    98.76%|   0:00:00.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory0_reg_83_/D  |
|  -0.535|   -0.925|-1190.376|-1350.835|    98.76%|   0:00:00.0| 2958.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:01 real=0:01:00.0 mem=2958.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:00.0 mem=2958.3M) ***
** GigaOpt Optimizer WNS Slack -0.925 TNS Slack -1350.835 Density 98.76
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 164 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 441 constrained nets 
Layer 7 has 638 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:02 real=0:01:02 mem=2958.3M) ***
*** Starting refinePlace (3:26:12 mem=2939.2M) ***
Density distribution unevenness ratio = 0.755%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2939.2MB
Summary Report:
Instances move: 0 (out of 57507 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2939.2MB
*** Finished refinePlace (3:26:13 mem=2939.2M) ***
Density distribution unevenness ratio = 0.754%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.535 ns
Total 0 nets layer assigned (1.8).
GigaOpt: setting up router preferences
        design wns: -0.5355
        slack threshold: 0.8845
GigaOpt: 7 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1844 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.925 ns
Total 0 nets layer assigned (0.8).
GigaOpt: setting up router preferences
        design wns: -0.9250
        slack threshold: 0.4950
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1844 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2891.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2891.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2891.6M
** Profile ** DRVs :  cpu=0:00:02.8, mem=2891.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.925  | -0.535  | -0.925  |
|           TNS (ns):| -1350.9 | -1190.4 |-160.459 |
|    Violating Paths:|  5170   |  4142   |  1028   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.995%
       (98.758% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2891.6M
**optDesign ... cpu = 0:03:07, real = 0:03:04, mem = 2758.6M, totSessionCpu=3:26:24 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Mar  3 16:50:19 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_clk_G0_L5_36 connects to NET core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKN7086_CTS_12 at location ( 442.300 478.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKN7086_CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_ connects to NET core_instance/mac_array_instance/CTS_82 at location ( 326.900 522.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_126_ connects to NET core_instance/mac_array_instance/CTS_82 at location ( 298.900 530.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_82 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_16 at location ( 407.500 623.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_15 at location ( 438.100 544.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_15 at location ( 449.100 530.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_15 at location ( 423.300 541.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_15 at location ( 400.100 548.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ connects to NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_14 at location ( 399.500 606.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_93_ connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_14 at location ( 311.100 545.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_14 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_35 connects to NET core_instance/CTS_415 at location ( 262.300 394.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_415 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ connects to NET core_instance/mac_array_instance/CTS_73 at location ( 587.300 526.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_73 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_86 connects to NET core_instance/CTS_363 at location ( 428.100 165.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_363 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_60 connects to NET core_instance/CTS_348 at location ( 220.700 101.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_348 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_48 connects to NET core_instance/CTS_345 at location ( 402.900 86.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_345 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_12 connects to NET core_instance/CTS_339 at location ( 535.900 299.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_339 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_clk_G0_L5_36 connects to NET core_instance/CTS_337 at location ( 444.700 479.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_43 connects to NET core_instance/CTS_337 at location ( 425.300 390.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_337 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_105_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_8 at location ( 571.900 289.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_116_ connects to NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_8 at location ( 594.500 253.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_70 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_67 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_10028_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_9919_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN6552_key_q_99_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN6373_key_q_32_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 32 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 39
#  Number of instances deleted (including moved) = 7
#  Number of instances resized = 85
#  Number of instances with same cell size swap = 3
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 131
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 61932 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1844/61757 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2332.69 (MB), peak = 2637.28 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 425.450 390.395 ) on M1 for NET core_instance/CTS_337. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 440.600 479.000 ) on M1 for NET core_instance/CTS_337. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 536.050 299.200 ) on M1 for NET core_instance/CTS_339. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 397.780 86.800 ) on M1 for NET core_instance/CTS_345. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 216.650 101.200 ) on M1 for NET core_instance/CTS_348. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 424.050 166.000 ) on M1 for NET core_instance/CTS_363. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 262.450 393.995 ) on M1 for NET core_instance/CTS_415. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 541.605 379.800 ) on M1 for NET core_instance/FE_OFN4719_pmem_in_60_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 548.860 210.700 ) on M1 for NET core_instance/FE_PSN7347_pmem_in_139_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 542.350 379.900 ) on M1 for NET core_instance/FE_PSN7351_FE_OFN4719_pmem_in_60_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 280.355 109.900 ) on M1 for NET core_instance/FE_USKN7056_CTS_347. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 511.710 300.670 ) on M1 for NET core_instance/FE_USKN7107_CTS_338. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 466.730 374.505 ) on M1 for NET core_instance/FE_USKN7140_CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 355.310 163.870 ) on M1 for NET core_instance/FE_USKN7169_CTS_345. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 593.995 214.200 ) on M1 for NET core_instance/mac_array_instance/CTS_67. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 573.800 243.100 ) on M1 for NET core_instance/mac_array_instance/CTS_67. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 572.050 242.795 ) on M1 for NET core_instance/mac_array_instance/CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 584.250 202.000 ) on M1 for NET core_instance/mac_array_instance/CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 635.850 210.395 ) on M1 for NET core_instance/mac_array_instance/CTS_70. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 587.595 525.800 ) on M1 for NET core_instance/mac_array_instance/CTS_73. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#279 routed nets are extracted.
#    143 (0.23%) extracted nets are partially routed.
#61467 routed nets are imported.
#11 (0.02%) nets are without wires.
#177 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 61934.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 143
#
#Start data preparation...
#
#Data preparation is done on Mon Mar  3 16:50:32 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar  3 16:50:37 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.25%
#  Metal 2        V        3394          84       53824     0.94%
#  Metal 3        H        3474           0       53824     0.10%
#  Metal 4        V        2464        1014       53824     5.11%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21416       4.23%  430592    12.55%
#
#  489 nets (0.79%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2337.79 (MB), peak = 2637.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2337.97 (MB), peak = 2637.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2345.24 (MB), peak = 2637.28 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2338.23 (MB), peak = 2637.28 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2345.66 (MB), peak = 2637.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 177 (skipped).
#Total number of routable nets = 61757.
#Total number of nets in the design = 61934.
#
#154 routable nets have only global wires.
#61603 routable nets have only detail routed wires.
#45 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1193 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 34                 11             109  
#-------------------------------------------------------------------
#        Total                 34                 11             109  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                489                749           60519  
#-------------------------------------------------------------------
#        Total                489                749           60519  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      1(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 489
#Total wire length = 1554116 um.
#Total half perimeter of net bounding box = 1383629 um.
#Total wire length on LAYER M1 = 1194 um.
#Total wire length on LAYER M2 = 342385 um.
#Total wire length on LAYER M3 = 509954 um.
#Total wire length on LAYER M4 = 300168 um.
#Total wire length on LAYER M5 = 192655 um.
#Total wire length on LAYER M6 = 97059 um.
#Total wire length on LAYER M7 = 49156 um.
#Total wire length on LAYER M8 = 61545 um.
#Total number of vias = 531975
#Total number of multi-cut vias = 7181 (  1.3%)
#Total number of single cut vias = 524794 ( 98.7%)
#Up-Via Summary (total 531975):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      209143 ( 99.0%)      2165 (  1.0%)     211308
#  Metal 2      234628 (100.0%)         0 (  0.0%)     234628
#  Metal 3       49044 (100.0%)         0 (  0.0%)      49044
#  Metal 4       17953 (100.0%)         0 (  0.0%)      17953
#  Metal 5        3507 ( 41.1%)      5016 ( 58.9%)       8523
#  Metal 6        5628 (100.0%)         0 (  0.0%)       5628
#  Metal 7        4891 (100.0%)         0 (  0.0%)       4891
#-----------------------------------------------------------
#               524794 ( 98.7%)      7181 (  1.3%)     531975 
#
#Total number of involved priority nets 33
#Maximum src to sink distance for priority net 197.9
#Average of max src_to_sink distance for priority net 72.7
#Average of ave src_to_sink distance for priority net 46.8
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2345.76 (MB), peak = 2637.28 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2334.21 (MB), peak = 2637.28 (MB)
#Start Track Assignment.
#Done with 52 horizontal wires in 2 hboxes and 42 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 489
#Total wire length = 1554164 um.
#Total half perimeter of net bounding box = 1383629 um.
#Total wire length on LAYER M1 = 1212 um.
#Total wire length on LAYER M2 = 342389 um.
#Total wire length on LAYER M3 = 509979 um.
#Total wire length on LAYER M4 = 300169 um.
#Total wire length on LAYER M5 = 192655 um.
#Total wire length on LAYER M6 = 97059 um.
#Total wire length on LAYER M7 = 49157 um.
#Total wire length on LAYER M8 = 61543 um.
#Total number of vias = 531968
#Total number of multi-cut vias = 7181 (  1.3%)
#Total number of single cut vias = 524787 ( 98.7%)
#Up-Via Summary (total 531968):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      209140 ( 99.0%)      2165 (  1.0%)     211305
#  Metal 2      234624 (100.0%)         0 (  0.0%)     234624
#  Metal 3       49044 (100.0%)         0 (  0.0%)      49044
#  Metal 4       17953 (100.0%)         0 (  0.0%)      17953
#  Metal 5        3507 ( 41.1%)      5016 ( 58.9%)       8523
#  Metal 6        5628 (100.0%)         0 (  0.0%)       5628
#  Metal 7        4891 (100.0%)         0 (  0.0%)       4891
#-----------------------------------------------------------
#               524787 ( 98.7%)      7181 (  1.3%)     531968 
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2417.09 (MB), peak = 2637.28 (MB)
#
#Cpu time = 00:00:32
#Elapsed time = 00:00:32
#Increased memory = 83.13 (MB)
#Total memory = 2417.09 (MB)
#Peak memory = 2637.28 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.6% of the total area was rechecked for DRC, and 6.8% required routing.
#    number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            2        0        1        1        0        4
#	M2            1        1        0        0        2        4
#	Totals        3        1        1        1        2        8
#124 out of 117618 instances need to be verified(marked ipoed).
#3.9% of the total area is being checked for drcs
#3.9% of the total area was checked
#    number of violations = 72
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           28        3       27        9        1        0       68
#	M2            1        1        0        0        0        2        4
#	Totals       29        4       27        9        1        2       72
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2385.79 (MB), peak = 2637.28 (MB)
#start 1st optimization iteration ...
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           11        2        2        8       23
#	M2            0        0        5        0        5
#	Totals       11        2        7        8       28
#    number of process antenna violations = 1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2381.88 (MB), peak = 2637.28 (MB)
#start 2nd optimization iteration ...
#    number of violations = 23
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   Totals
#	M1           11        2        2        8       23
#	Totals       11        2        2        8       23
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2368.06 (MB), peak = 2637.28 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2374.32 (MB), peak = 2637.28 (MB)
#start 4th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2360.50 (MB), peak = 2637.28 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2360.50 (MB), peak = 2637.28 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 489
#Total wire length = 1554092 um.
#Total half perimeter of net bounding box = 1383629 um.
#Total wire length on LAYER M1 = 1193 um.
#Total wire length on LAYER M2 = 342341 um.
#Total wire length on LAYER M3 = 509944 um.
#Total wire length on LAYER M4 = 300209 um.
#Total wire length on LAYER M5 = 192669 um.
#Total wire length on LAYER M6 = 97063 um.
#Total wire length on LAYER M7 = 49136 um.
#Total wire length on LAYER M8 = 61537 um.
#Total number of vias = 532053
#Total number of multi-cut vias = 7202 (  1.4%)
#Total number of single cut vias = 524851 ( 98.6%)
#Up-Via Summary (total 532053):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      209134 ( 99.0%)      2184 (  1.0%)     211318
#  Metal 2      234654 (100.0%)         0 (  0.0%)     234654
#  Metal 3       49094 (100.0%)         0 (  0.0%)      49094
#  Metal 4       17952 (100.0%)         0 (  0.0%)      17952
#  Metal 5        3502 ( 41.1%)      5018 ( 58.9%)       8520
#  Metal 6        5625 (100.0%)         0 (  0.0%)       5625
#  Metal 7        4890 (100.0%)         0 (  0.0%)       4890
#-----------------------------------------------------------
#               524851 ( 98.6%)      7202 (  1.4%)     532053 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = -71.03 (MB)
#Total memory = 2346.06 (MB)
#Peak memory = 2637.28 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2347.79 (MB), peak = 2637.28 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 489
#Total wire length = 1554092 um.
#Total half perimeter of net bounding box = 1383629 um.
#Total wire length on LAYER M1 = 1193 um.
#Total wire length on LAYER M2 = 342341 um.
#Total wire length on LAYER M3 = 509944 um.
#Total wire length on LAYER M4 = 300209 um.
#Total wire length on LAYER M5 = 192669 um.
#Total wire length on LAYER M6 = 97063 um.
#Total wire length on LAYER M7 = 49136 um.
#Total wire length on LAYER M8 = 61537 um.
#Total number of vias = 532053
#Total number of multi-cut vias = 7202 (  1.4%)
#Total number of single cut vias = 524851 ( 98.6%)
#Up-Via Summary (total 532053):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      209134 ( 99.0%)      2184 (  1.0%)     211318
#  Metal 2      234654 (100.0%)         0 (  0.0%)     234654
#  Metal 3       49094 (100.0%)         0 (  0.0%)      49094
#  Metal 4       17952 (100.0%)         0 (  0.0%)      17952
#  Metal 5        3502 ( 41.1%)      5018 ( 58.9%)       8520
#  Metal 6        5625 (100.0%)         0 (  0.0%)       5625
#  Metal 7        4890 (100.0%)         0 (  0.0%)       4890
#-----------------------------------------------------------
#               524851 ( 98.6%)      7202 (  1.4%)     532053 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#detailRoute Statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -71.03 (MB)
#Total memory = 2346.06 (MB)
#Peak memory = 2637.28 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 61934 NETS and 0 SPECIALNETS signatures
#Created 117619 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2358.61 (MB), peak = 2637.28 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2358.75 (MB), peak = 2637.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:14
#Elapsed time = 00:01:14
#Increased memory = -98.42 (MB)
#Total memory = 2312.89 (MB)
#Peak memory = 2637.28 (MB)
#Number of warnings = 63
#Total number of warnings = 435
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar  3 16:51:33 2025
#
**optDesign ... cpu = 0:04:21, real = 0:04:18, mem = 2721.0M, totSessionCpu=3:27:39 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117618 and nets=61934 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2721.0M)
Extracted 10.0003% (CPU Time= 0:00:03.3  MEM= 2769.1M)
Extracted 20.0003% (CPU Time= 0:00:03.6  MEM= 2769.1M)
Extracted 30.0004% (CPU Time= 0:00:04.4  MEM= 2773.1M)
Extracted 40.0004% (CPU Time= 0:00:05.2  MEM= 2773.1M)
Extracted 50.0005% (CPU Time= 0:00:08.1  MEM= 2773.1M)
Extracted 60.0003% (CPU Time= 0:00:08.9  MEM= 2773.1M)
Extracted 70.0003% (CPU Time= 0:00:09.3  MEM= 2773.1M)
Extracted 80.0004% (CPU Time= 0:00:10.2  MEM= 2773.1M)
Extracted 90.0004% (CPU Time= 0:00:11.1  MEM= 2773.1M)
Extracted 100% (CPU Time= 0:00:14.0  MEM= 2773.1M)
Number of Extracted Resistors     : 1097052
Number of Extracted Ground Cap.   : 1034001
Number of Extracted Coupling Cap. : 1833584
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2761.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.2  Real Time: 0:00:18.0  MEM: 2761.066M)
**optDesign ... cpu = 0:04:39, real = 0:04:36, mem = 2719.0M, totSessionCpu=3:27:57 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 61934,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2817.32 CPU=0:00:20.9 REAL=0:00:21.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_WasC4d/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:25.7  real=0:00:26.0  mem= 2817.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 61934,  21.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2793.36 CPU=0:00:12.5 REAL=0:00:13.0)
*** CDM Built up (cpu=0:00:12.8  real=0:00:13.0  mem= 2793.4M) ***
*** Done Building Timing Graph (cpu=0:00:45.8 real=0:00:45.0 totSessionCpu=3:28:43 mem=2793.4M)
**optDesign ... cpu = 0:05:25, real = 0:05:21, mem = 2722.6M, totSessionCpu=3:28:43 **
*** Timing NOT met, worst failing slack is -0.925
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 441 clock nets excluded from IPO operation.
*info: 441 clock nets excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.925 TNS Slack -1347.919 Density 98.76
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.546|   -0.925|-1187.749|-1347.919|    98.76%|   0:00:00.0| 2935.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.546|   -0.925|-1187.750|-1347.919|    98.76%|   0:00:01.0| 2935.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_27_/E                             |
|  -0.546|   -0.925|-1187.750|-1347.919|    98.76%|   0:00:01.0| 2935.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_16_/E                             |
|  -0.546|   -0.925|-1187.750|-1347.919|    98.76%|   0:00:01.0| 2935.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_7_/D                                        |
|  -0.546|   -0.925|-1187.750|-1347.919|    98.76%|   0:00:00.0| 2935.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.546|   -0.925|-1187.749|-1347.919|    98.76%|   0:00:00.0| 2935.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=2935.5M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=2935.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 441 constrained nets 
Layer 7 has 638 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=2935.5M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:36, real = 0:05:33, mem = 2804.6M, totSessionCpu=3:28:54 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2804.62M, totSessionCpu=3:28:55 .
**optDesign ... cpu = 0:05:38, real = 0:05:34, mem = 2804.6M, totSessionCpu=3:28:55 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2245.45MB/2245.45MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2245.78MB/2245.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2245.82MB/2245.82MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 16:52:51 (2025-Mar-04 00:52:51 GMT)
2025-Mar-03 16:52:51 (2025-Mar-04 00:52:51 GMT): 10%
2025-Mar-03 16:52:51 (2025-Mar-04 00:52:51 GMT): 20%
2025-Mar-03 16:52:51 (2025-Mar-04 00:52:51 GMT): 30%
2025-Mar-03 16:52:51 (2025-Mar-04 00:52:51 GMT): 40%
2025-Mar-03 16:52:51 (2025-Mar-04 00:52:51 GMT): 50%
2025-Mar-03 16:52:51 (2025-Mar-04 00:52:51 GMT): 60%
2025-Mar-03 16:52:51 (2025-Mar-04 00:52:51 GMT): 70%
2025-Mar-03 16:52:51 (2025-Mar-04 00:52:51 GMT): 80%
2025-Mar-03 16:52:52 (2025-Mar-04 00:52:52 GMT): 90%

Finished Levelizing
2025-Mar-03 16:52:52 (2025-Mar-04 00:52:52 GMT)

Starting Activity Propagation
2025-Mar-03 16:52:52 (2025-Mar-04 00:52:52 GMT)
2025-Mar-03 16:52:53 (2025-Mar-04 00:52:53 GMT): 10%
2025-Mar-03 16:52:53 (2025-Mar-04 00:52:53 GMT): 20%

Finished Activity Propagation
2025-Mar-03 16:52:54 (2025-Mar-04 00:52:54 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=2247.70MB/2247.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 16:52:54 (2025-Mar-04 00:52:54 GMT)
 ... Calculating switching power
2025-Mar-03 16:52:54 (2025-Mar-04 00:52:54 GMT): 10%
2025-Mar-03 16:52:54 (2025-Mar-04 00:52:54 GMT): 20%
2025-Mar-03 16:52:54 (2025-Mar-04 00:52:54 GMT): 30%
2025-Mar-03 16:52:55 (2025-Mar-04 00:52:55 GMT): 40%
2025-Mar-03 16:52:55 (2025-Mar-04 00:52:55 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 16:52:56 (2025-Mar-04 00:52:56 GMT): 60%
2025-Mar-03 16:52:57 (2025-Mar-04 00:52:57 GMT): 70%
2025-Mar-03 16:52:58 (2025-Mar-04 00:52:58 GMT): 80%
2025-Mar-03 16:52:59 (2025-Mar-04 00:52:59 GMT): 90%

Finished Calculating power
2025-Mar-03 16:53:00 (2025-Mar-04 00:53:00 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=2248.84MB/2248.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2248.84MB/2248.84MB)

Ended Power Analysis: (cpu=0:00:10, real=0:00:10, mem(process/total)=2248.88MB/2248.88MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-03 16:53:00 (2025-Mar-04 00:53:00 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      178.49945254 	   66.0410%
Total Switching Power:      88.14300696 	   32.6110%
Total Leakage Power:         3.64345591 	    1.3480%
Total Power:               270.28591539
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.43       6.279      0.7332       106.4       39.38
Macro                                  0           0      0.8726      0.8726      0.3228
IO                                     0           0   1.824e-05   1.824e-05   6.748e-06
Combinational                      71.58       64.38       1.986       137.9       51.04
Clock (Combinational)              7.484       17.48     0.05123       25.02       9.256
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              178.5       88.14       3.643       270.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      178.5       88.14       3.643       270.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.484       17.48     0.05123       25.02       9.256
-----------------------------------------------------------------------------------------
Total                              7.484       17.48     0.05123       25.02       9.256
-----------------------------------------------------------------------------------------
Total leakage power = 3.64346 mW
Cell usage statistics:  
Library tcbn65gpluswc , 117618 cells ( 100.000000%) , 3.64346 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total)=2258.37MB/2258.37MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:05:49, real = 0:05:46, mem = 2804.6M, totSessionCpu=3:29:07 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:52, real = 0:05:49, mem = 2804.6M, totSessionCpu=3:29:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=2861.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=2861.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2861.9M
** Profile ** Total reports :  cpu=0:00:03.4, mem=2806.6M
** Profile ** DRVs :  cpu=0:00:02.8, mem=2806.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.925  | -0.546  | -0.925  |
|           TNS (ns):| -1347.9 | -1187.8 |-160.169 |
|    Violating Paths:|  5181   |  4146   |  1035   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.995%
       (98.758% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2806.6M
**optDesign ... cpu = 0:06:00, real = 0:05:57, mem = 2804.6M, totSessionCpu=3:29:17 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2804.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 41.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:40.9  MEM: 65.0M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2869.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 41.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:41.4  MEM: 0.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Mar  3 16:56:07 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (695.6000, 695.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:56:08 **** Processed 5000 nets.
**** 16:56:08 **** Processed 10000 nets.
**** 16:56:08 **** Processed 15000 nets.
**** 16:56:09 **** Processed 20000 nets.
**** 16:56:09 **** Processed 25000 nets.
**** 16:56:09 **** Processed 30000 nets.
**** 16:56:09 **** Processed 35000 nets.
**** 16:56:09 **** Processed 40000 nets.
**** 16:56:10 **** Processed 45000 nets.
**** 16:56:10 **** Processed 50000 nets.
**** 16:56:10 **** Processed 55000 nets.
**** 16:56:10 **** Processed 60000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Mar  3 16:56:12 2025
Time Elapsed: 0:00:05.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.5  MEM: -0.629M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2671.28MB/2671.28MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total)=2671.28MB/2671.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2671.28MB/2671.28MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT)
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT): 10%
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT): 20%
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT): 30%
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT): 40%
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT): 50%
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT): 60%
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT): 70%
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT): 80%
2025-Mar-03 16:56:16 (2025-Mar-04 00:56:16 GMT): 90%

Finished Levelizing
2025-Mar-03 16:56:17 (2025-Mar-04 00:56:17 GMT)

Starting Activity Propagation
2025-Mar-03 16:56:17 (2025-Mar-04 00:56:17 GMT)
2025-Mar-03 16:56:18 (2025-Mar-04 00:56:18 GMT): 10%
2025-Mar-03 16:56:18 (2025-Mar-04 00:56:18 GMT): 20%

Finished Activity Propagation
2025-Mar-03 16:56:19 (2025-Mar-04 00:56:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total)=2671.28MB/2671.28MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-03 16:56:19 (2025-Mar-04 00:56:19 GMT)
 ... Calculating switching power
2025-Mar-03 16:56:19 (2025-Mar-04 00:56:19 GMT): 10%
2025-Mar-03 16:56:19 (2025-Mar-04 00:56:19 GMT): 20%
2025-Mar-03 16:56:20 (2025-Mar-04 00:56:20 GMT): 30%
2025-Mar-03 16:56:20 (2025-Mar-04 00:56:20 GMT): 40%
2025-Mar-03 16:56:20 (2025-Mar-04 00:56:20 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-03 16:56:21 (2025-Mar-04 00:56:21 GMT): 60%
2025-Mar-03 16:56:22 (2025-Mar-04 00:56:22 GMT): 70%
2025-Mar-03 16:56:23 (2025-Mar-04 00:56:23 GMT): 80%
2025-Mar-03 16:56:24 (2025-Mar-04 00:56:24 GMT): 90%

Finished Calculating power
2025-Mar-03 16:56:25 (2025-Mar-04 00:56:25 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:05, mem(process/total)=2671.49MB/2671.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2671.49MB/2671.49MB)

Ended Power Analysis: (cpu=0:00:11, real=0:00:10, mem(process/total)=2671.49MB/2671.49MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      178.49945254 	   66.0410%
Total Switching Power:      88.14300696 	   32.6110%
Total Leakage Power:         3.64345591 	    1.3480%
Total Power:               270.28591539
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2671.49MB/2671.49MB)


Output file is fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Creating directory summaryReport.
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                         117618

Ports/Pins                           329
    metal layer M2                   183
    metal layer M3                   146

Nets                              563456
    metal layer M1                  1841
    metal layer M2                310574
    metal layer M3                176360
    metal layer M4                 41487
    metal layer M5                 15240
    metal layer M6                  6941
    metal layer M7                  7750
    metal layer M8                  3263

    Via Instances                 532053

Special Nets                        1201
    metal layer M1                  1131
    metal layer M2                     3
    metal layer M4                    67

    Via Instances                  39520

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               62082
    metal layer M1                   860
    metal layer M2                 49627
    metal layer M3                 10905
    metal layer M4                   503
    metal layer M5                    87
    metal layer M6                    21
    metal layer M7                    53
    metal layer M8                    26


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Mon Mar  3 16:56:45 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Mon Mar  3 16:56:46 2025 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.mmmcslL7xE/modes/CON/CON.sdc' ...
Current (total cpu=3:31:24, real=5:34:09, peak res=2269.3M, current mem=2619.7M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1850.2M, current mem=2629.5M)
Current (total cpu=3:31:24, real=5:34:09, peak res=2269.3M, current mem=2629.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 61934,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2776.81 CPU=0:00:21.0 REAL=0:00:21.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_rPovqT/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:24.9  real=0:00:25.0  mem= 2776.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 61934,  23.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2742.81 CPU=0:00:22.6 REAL=0:00:22.0)
*** CDM Built up (cpu=0:00:22.8  real=0:00:22.0  mem= 2742.8M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   19.7 sec
TAMODEL Memory Usage  =   16.0 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 61934,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2790.81 CPU=0:00:19.1 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_rPovqT/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:21.7  real=0:00:22.0  mem= 2790.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 61934,  23.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2756.81 CPU=0:00:22.4 REAL=0:00:22.0)
*** CDM Built up (cpu=0:00:22.6  real=0:00:22.0  mem= 2756.8M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.mmmcJVfdCi/modes/CON/CON.sdc' ...
Current (total cpu=3:33:27, real=5:36:13, peak res=2269.3M, current mem=2618.1M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1864.0M, current mem=2627.8M)
Current (total cpu=3:33:27, real=5:36:13, peak res=2269.3M, current mem=2627.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=117618 and nets=61934 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/fullchip_13105_EnmNTs.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2656.4M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 2736.5M)
Extracted 20.0003% (CPU Time= 0:00:02.4  MEM= 2736.5M)
Extracted 30.0004% (CPU Time= 0:00:03.0  MEM= 2736.5M)
Extracted 40.0004% (CPU Time= 0:00:03.5  MEM= 2740.5M)
Extracted 50.0005% (CPU Time= 0:00:05.6  MEM= 2740.5M)
Extracted 60.0003% (CPU Time= 0:00:06.2  MEM= 2740.5M)
Extracted 70.0003% (CPU Time= 0:00:06.4  MEM= 2740.5M)
Extracted 80.0004% (CPU Time= 0:00:07.0  MEM= 2740.5M)
Extracted 90.0004% (CPU Time= 0:00:07.6  MEM= 2740.5M)
Extracted 100% (CPU Time= 0:00:09.6  MEM= 2740.5M)
Number of Extracted Resistors     : 1097052
Number of Extracted Ground Cap.   : 1034001
Number of Extracted Coupling Cap. : 1833556
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2728.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.6  Real Time: 0:00:13.0  MEM: 2728.488M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 61934,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2812.13 CPU=0:00:16.8 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_wbzOky/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:33.1  real=0:00:33.0  mem= 2812.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 61934,  6.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2799.21 CPU=0:00:06.2 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2799.2M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   19.2 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 61934,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2831.21 CPU=0:00:16.7 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_13105_ieng6-ece-19.ucsd.edu_jjl028_mbDSXW/.AAE_wbzOky/.AAE_13105/waveform.data...
*** CDM Built up (cpu=0:00:19.2  real=0:00:20.0  mem= 2831.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 61934,  6.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2821.29 CPU=0:00:06.2 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2821.3M) ***

*** Memory Usage v#1 (Current mem = 2713.816M, initial mem = 149.258M) ***
*** Message Summary: 1941 warning(s), 31 error(s)

--- Ending "Innovus" (totcpu=3:35:47, real=5:42:25, mem=2713.8M) ---
