-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond461_i_reg_2707 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i499_i_reg_2716 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2660 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_2651 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal or_cond_i_reg_2764 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2764_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_4_reg_608 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_619_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_s_fu_631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg466_i_fu_641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_2_fu_667_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond462_i_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_2646 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_0_0_not_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_0_0_not_reg_2655 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2665 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_1_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_129_0_1_reg_2669 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_2673 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_938_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_reg_2686 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_963_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_reg_2693 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_988_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_reg_2700 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond461_i_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op225_read_state5 : BOOLEAN;
    signal ap_predicate_op237_read_state5 : BOOLEAN;
    signal ap_predicate_op305_read_state5 : BOOLEAN;
    signal ap_predicate_op317_read_state5 : BOOLEAN;
    signal ap_predicate_op382_read_state5 : BOOLEAN;
    signal ap_predicate_op391_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_V_fu_997_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i499_i_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2720 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2733 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_47_fu_1121_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_reg_2739 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_2752 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2758 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond_i_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_1_val_3_addr_reg_2768 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2774 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2780 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2786 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2792 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2798 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_27_fu_1503_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_27_reg_2804 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_28_fu_1875_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_28_reg_2809 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_29_fu_2229_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_29_reg_2814 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state5 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_586 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_597 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_18_fu_1108_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_1261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1279_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1297_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_1633_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1651_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1669_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_1987_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_2005_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_2023_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1168_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1186_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1939_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1540_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1921_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1558_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1576_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_662_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_695_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_11_fu_728_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_734_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_759_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_767_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_fu_773_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_1_fu_791_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_797_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_0_1_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_822_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_1_fu_830_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_0_1_fu_836_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_assign_6_0_2_fu_854_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_860_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_0_2_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_885_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_0_2_fu_893_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i_i_0_2_fu_899_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_fu_786_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_0_p_assign_8_fu_917_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fu_925_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_9_fu_933_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_0_1_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_1_fu_849_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_0_1_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_0_1_p_assign_fu_942_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_0_1_fu_950_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_9_0_1_fu_958_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_164_0_2_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_0_2_fu_912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_0_2_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_0_2_p_assign_fu_967_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_0_2_fu_975_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_9_0_2_fu_983_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_1003_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_1019_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_1025_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1050_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1058_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i501_i_fu_1064_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_1077_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_p2_i501_i_p_assign_2_fu_1082_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fu_1090_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_2_fu_1098_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1157_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_1175_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1193_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1250_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1268_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1286_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_171_0_0_2_cast_fu_1317_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_0_cast_fu_1313_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_0_0_2_fu_1321_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1331_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_1339_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_0_1_fu_1343_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_0_1_2_fu_1361_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_2_cast_fu_1379_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_0_2_fu_1383_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_171_0_2_cast_fu_1389_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_171_0_1_cast_fu_1349_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_171_0_2_2_cast_c_fu_1397_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_0_0_2_cast_cas_fu_1327_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp23_fu_1407_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_171_0_1_cast_67_fu_1369_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp23_cast_fu_1413_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp21_fu_1401_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp22_fu_1417_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_1423_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_58_fu_1357_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1353_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1393_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1373_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp26_fu_1443_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp24_fu_1437_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp25_fu_1449_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_1429_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1461_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_fu_1477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_1489_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_19_fu_1455_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1529_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_1547_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_1565_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_fu_1622_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_1640_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_42_fu_1658_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_171_1_0_2_cast_fu_1689_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_0_cast_fu_1685_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_1_0_2_fu_1693_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_1703_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_1711_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_1_1_fu_1715_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_1_1_2_fu_1733_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_2_cast_fu_1751_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_1_2_fu_1755_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_171_1_2_cast_fu_1761_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_171_1_1_cast_fu_1721_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_171_1_2_2_cast_c_fu_1769_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_1_0_2_cast_cas_fu_1699_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp31_fu_1779_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_171_1_1_cast_68_fu_1741_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp31_cast_fu_1785_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp29_fu_1773_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp30_fu_1789_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_21_fu_1795_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_67_fu_1729_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_1725_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_1765_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_fu_1745_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp34_fu_1815_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp32_fu_1809_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp33_fu_1821_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_fu_1801_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_1833_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i1_fu_1849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i1_fu_1869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i30_cast_fu_1861_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_22_fu_1827_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_1892_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_1910_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_1928_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_1976_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1994_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_54_fu_2012_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_171_2_0_2_cast_fu_2043_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_213_0_cast_fu_2039_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_2_0_2_fu_2047_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_2057_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_2065_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_2_1_fu_2069_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_2_1_2_fu_2087_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_213_2_cast_fu_2105_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_2_2_fu_2109_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_171_2_2_cast_fu_2115_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_171_2_1_cast_fu_2075_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_171_2_2_2_cast_c_fu_2123_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_2_0_2_cast_cas_fu_2053_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp39_fu_2133_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_171_2_1_cast_69_fu_2095_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp39_cast_fu_2139_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp37_fu_2127_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp38_fu_2143_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_24_fu_2149_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_75_fu_2083_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_2079_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_2119_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_2099_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp42_fu_2169_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp40_fu_2163_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp41_fu_2175_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_2155_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2187_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i2_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_i2_fu_2223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i39_cast_fu_2215_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_25_fu_2181_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_159 : BOOLEAN;
    signal ap_enable_state4_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_216 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op230_store_state5 : BOOLEAN;
    signal ap_enable_operation_230 : BOOLEAN;
    signal ap_predicate_op238_store_state5 : BOOLEAN;
    signal ap_enable_operation_238 : BOOLEAN;
    signal ap_enable_operation_162 : BOOLEAN;
    signal ap_enable_operation_219 : BOOLEAN;
    signal ap_predicate_op228_store_state5 : BOOLEAN;
    signal ap_enable_operation_228 : BOOLEAN;
    signal ap_predicate_op236_store_state5 : BOOLEAN;
    signal ap_enable_operation_236 : BOOLEAN;
    signal ap_enable_operation_164 : BOOLEAN;
    signal ap_enable_operation_222 : BOOLEAN;
    signal ap_predicate_op226_store_state5 : BOOLEAN;
    signal ap_enable_operation_226 : BOOLEAN;
    signal ap_predicate_op235_store_state5 : BOOLEAN;
    signal ap_enable_operation_235 : BOOLEAN;
    signal ap_enable_operation_175 : BOOLEAN;
    signal ap_enable_operation_296 : BOOLEAN;
    signal ap_predicate_op310_store_state5 : BOOLEAN;
    signal ap_enable_operation_310 : BOOLEAN;
    signal ap_predicate_op318_store_state5 : BOOLEAN;
    signal ap_enable_operation_318 : BOOLEAN;
    signal ap_enable_operation_177 : BOOLEAN;
    signal ap_enable_operation_299 : BOOLEAN;
    signal ap_predicate_op308_store_state5 : BOOLEAN;
    signal ap_enable_operation_308 : BOOLEAN;
    signal ap_predicate_op316_store_state5 : BOOLEAN;
    signal ap_enable_operation_316 : BOOLEAN;
    signal ap_enable_operation_179 : BOOLEAN;
    signal ap_enable_operation_302 : BOOLEAN;
    signal ap_predicate_op306_store_state5 : BOOLEAN;
    signal ap_enable_operation_306 : BOOLEAN;
    signal ap_predicate_op315_store_state5 : BOOLEAN;
    signal ap_enable_operation_315 : BOOLEAN;
    signal ap_enable_operation_189 : BOOLEAN;
    signal ap_enable_operation_373 : BOOLEAN;
    signal ap_predicate_op387_store_state5 : BOOLEAN;
    signal ap_enable_operation_387 : BOOLEAN;
    signal ap_predicate_op392_store_state5 : BOOLEAN;
    signal ap_enable_operation_392 : BOOLEAN;
    signal ap_enable_operation_191 : BOOLEAN;
    signal ap_enable_operation_376 : BOOLEAN;
    signal ap_predicate_op385_store_state5 : BOOLEAN;
    signal ap_enable_operation_385 : BOOLEAN;
    signal ap_predicate_op390_store_state5 : BOOLEAN;
    signal ap_enable_operation_390 : BOOLEAN;
    signal ap_enable_operation_193 : BOOLEAN;
    signal ap_enable_operation_379 : BOOLEAN;
    signal ap_predicate_op383_store_state5 : BOOLEAN;
    signal ap_enable_operation_383 : BOOLEAN;
    signal ap_predicate_op389_store_state5 : BOOLEAN;
    signal ap_enable_operation_389 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1585 : BOOLEAN;

    component hls_sobel_mux_32_kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_address1,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_address1,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_address1,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_address1,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_address1,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_address1,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    hls_sobel_mux_32_kbM_U13 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_304,
        din1 => right_border_buf_0_1_fu_308,
        din2 => ap_const_lv8_0,
        din3 => tmp_47_reg_2739,
        dout => tmp_19_fu_1157_p5);

    hls_sobel_mux_32_kbM_U14 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_316,
        din1 => right_border_buf_0_3_fu_320,
        din2 => ap_const_lv8_0,
        din3 => tmp_47_reg_2739,
        dout => tmp_26_fu_1175_p5);

    hls_sobel_mux_32_kbM_U15 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_328,
        din1 => right_border_buf_0_5_fu_332,
        din2 => ap_const_lv8_0,
        din3 => tmp_47_reg_2739,
        dout => tmp_27_fu_1193_p5);

    hls_sobel_mux_32_kbM_U16 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1168_p3,
        din1 => col_buf_0_val_1_0_fu_1186_p3,
        din2 => col_buf_0_val_2_0_fu_1204_p3,
        din3 => tmp_34_reg_2686,
        dout => tmp_28_fu_1250_p5);

    hls_sobel_mux_32_kbM_U17 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1168_p3,
        din1 => col_buf_0_val_1_0_fu_1186_p3,
        din2 => col_buf_0_val_2_0_fu_1204_p3,
        din3 => tmp_35_reg_2693,
        dout => tmp_29_fu_1268_p5);

    hls_sobel_mux_32_kbM_U18 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1168_p3,
        din1 => col_buf_0_val_1_0_fu_1186_p3,
        din2 => col_buf_0_val_2_0_fu_1204_p3,
        din3 => tmp_36_reg_2700,
        dout => tmp_30_fu_1286_p5);

    hls_sobel_mux_32_kbM_U19 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_340,
        din1 => right_border_buf_1_1_fu_344,
        din2 => ap_const_lv8_0,
        din3 => tmp_47_reg_2739,
        dout => tmp_32_fu_1529_p5);

    hls_sobel_mux_32_kbM_U20 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_352,
        din1 => right_border_buf_1_3_fu_356,
        din2 => ap_const_lv8_0,
        din3 => tmp_47_reg_2739,
        dout => tmp_37_fu_1547_p5);

    hls_sobel_mux_32_kbM_U21 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_364,
        din1 => right_border_buf_1_5_fu_368,
        din2 => ap_const_lv8_0,
        din3 => tmp_47_reg_2739,
        dout => tmp_39_fu_1565_p5);

    hls_sobel_mux_32_kbM_U22 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1540_p3,
        din1 => col_buf_1_val_1_0_fu_1558_p3,
        din2 => col_buf_1_val_2_0_fu_1576_p3,
        din3 => tmp_34_reg_2686,
        dout => tmp_40_fu_1622_p5);

    hls_sobel_mux_32_kbM_U23 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1540_p3,
        din1 => col_buf_1_val_1_0_fu_1558_p3,
        din2 => col_buf_1_val_2_0_fu_1576_p3,
        din3 => tmp_35_reg_2693,
        dout => tmp_41_fu_1640_p5);

    hls_sobel_mux_32_kbM_U24 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1540_p3,
        din1 => col_buf_1_val_1_0_fu_1558_p3,
        din2 => col_buf_1_val_2_0_fu_1576_p3,
        din3 => tmp_36_reg_2700,
        dout => tmp_42_fu_1658_p5);

    hls_sobel_mux_32_kbM_U25 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_372,
        din1 => right_border_buf_2_4_fu_360,
        din2 => ap_const_lv8_0,
        din3 => tmp_47_reg_2739,
        dout => tmp_44_fu_1892_p5);

    hls_sobel_mux_32_kbM_U26 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_348,
        din1 => right_border_buf_2_2_fu_336,
        din2 => ap_const_lv8_0,
        din3 => tmp_47_reg_2739,
        dout => tmp_49_fu_1910_p5);

    hls_sobel_mux_32_kbM_U27 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_324,
        din1 => right_border_buf_2_s_fu_312,
        din2 => ap_const_lv8_0,
        din3 => tmp_47_reg_2739,
        dout => tmp_51_fu_1928_p5);

    hls_sobel_mux_32_kbM_U28 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1903_p3,
        din1 => col_buf_2_val_1_0_fu_1921_p3,
        din2 => col_buf_2_val_2_0_fu_1939_p3,
        din3 => tmp_34_reg_2686,
        dout => tmp_52_fu_1976_p5);

    hls_sobel_mux_32_kbM_U29 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1903_p3,
        din1 => col_buf_2_val_1_0_fu_1921_p3,
        din2 => col_buf_2_val_2_0_fu_1939_p3,
        din3 => tmp_35_reg_2693,
        dout => tmp_53_fu_1994_p5);

    hls_sobel_mux_32_kbM_U30 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1903_p3,
        din1 => col_buf_2_val_1_0_fu_1921_p3,
        din2 => col_buf_2_val_2_0_fu_1939_p3,
        din3 => tmp_36_reg_2700,
        dout => tmp_54_fu_2012_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond461_i_fu_992_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond462_i_fu_673_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter1_state5)) or ((exitcond462_i_fu_673_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter1_state5))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((exitcond462_i_fu_673_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_4_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_992_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_4_reg_608 <= j_V_fu_997_p2;
            elsif (((exitcond462_i_fu_673_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_4_reg_608 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_597_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                t_V_reg_597 <= i_V_reg_2646;
            elsif (((tmp_4_fu_625_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_597 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_2_reg_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_2_reg_586 <= ap_const_lv2_0;
            elsif (((tmp_4_fu_625_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_2_reg_586 <= tmp_3_fu_619_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_992_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_2720 <= brmerge_fu_1103_p2;
                k_buf_0_val_3_addr_reg_2733 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2752 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2758 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2768 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2774 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2780 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2786 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2792 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2798 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
                or_cond_i499_i_reg_2716 <= or_cond_i499_i_fu_1044_p2;
                or_cond_i_reg_2764 <= or_cond_i_fu_1125_p2;
                tmp_47_reg_2739 <= tmp_47_fu_1121_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond461_i_reg_2707 <= exitcond461_i_fu_992_p2;
                or_cond_i_reg_2764_pp0_iter1_reg <= or_cond_i_reg_2764;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2646 <= i_V_fu_678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond462_i_fu_673_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2660 <= icmp_fu_705_p2;
                tmp_10_reg_2673 <= tmp_10_fu_723_p2;
                tmp_129_0_1_reg_2669 <= tmp_129_0_1_fu_717_p2;
                tmp_1_reg_2665 <= tmp_1_fu_711_p2;
                tmp_34_reg_2686 <= tmp_34_fu_938_p1;
                tmp_35_reg_2693 <= tmp_35_fu_963_p1;
                tmp_36_reg_2700 <= tmp_36_fu_988_p1;
                tmp_85_0_0_not_reg_2655 <= tmp_85_0_0_not_fu_689_p2;
                tmp_8_reg_2651 <= tmp_8_fu_684_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2764 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_27_reg_2804 <= p_Val2_27_fu_1503_p3;
                p_Val2_28_reg_2809 <= p_Val2_28_fu_1875_p3;
                p_Val2_29_reg_2814 <= p_Val2_29_fu_2229_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_308 <= right_border_buf_0_s_fu_304;
                right_border_buf_0_2_fu_316 <= col_buf_0_val_1_0_fu_1186_p3;
                right_border_buf_0_3_fu_320 <= right_border_buf_0_2_fu_316;
                right_border_buf_0_4_fu_328 <= col_buf_0_val_2_0_fu_1204_p3;
                right_border_buf_0_5_fu_332 <= right_border_buf_0_4_fu_328;
                right_border_buf_0_s_fu_304 <= col_buf_0_val_0_0_fu_1168_p3;
                right_border_buf_1_1_fu_344 <= right_border_buf_1_s_fu_340;
                right_border_buf_1_2_fu_352 <= col_buf_1_val_1_0_fu_1558_p3;
                right_border_buf_1_3_fu_356 <= right_border_buf_1_2_fu_352;
                right_border_buf_1_4_fu_364 <= col_buf_1_val_2_0_fu_1576_p3;
                right_border_buf_1_5_fu_368 <= right_border_buf_1_4_fu_364;
                right_border_buf_1_s_fu_340 <= col_buf_1_val_0_0_fu_1540_p3;
                right_border_buf_2_1_fu_324 <= col_buf_2_val_2_0_fu_1939_p3;
                right_border_buf_2_2_fu_336 <= right_border_buf_2_3_fu_348;
                right_border_buf_2_3_fu_348 <= col_buf_2_val_1_0_fu_1921_p3;
                right_border_buf_2_4_fu_360 <= right_border_buf_2_5_fu_372;
                right_border_buf_2_5_fu_372 <= col_buf_2_val_0_0_fu_1903_p3;
                right_border_buf_2_s_fu_312 <= right_border_buf_2_1_fu_324;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_236 <= src_kernel_win_0_va_fu_232;
                src_kernel_win_0_va_2_fu_240 <= src_kernel_win_0_va_7_fu_1279_p3;
                src_kernel_win_0_va_3_fu_244 <= src_kernel_win_0_va_2_fu_240;
                src_kernel_win_0_va_4_fu_248 <= src_kernel_win_0_va_8_fu_1297_p3;
                src_kernel_win_0_va_5_fu_252 <= src_kernel_win_0_va_4_fu_248;
                src_kernel_win_0_va_fu_232 <= src_kernel_win_0_va_6_fu_1261_p3;
                src_kernel_win_1_va_1_fu_260 <= src_kernel_win_1_va_fu_256;
                src_kernel_win_1_va_2_fu_264 <= src_kernel_win_1_va_7_fu_1651_p3;
                src_kernel_win_1_va_3_fu_268 <= src_kernel_win_1_va_2_fu_264;
                src_kernel_win_1_va_4_fu_272 <= src_kernel_win_1_va_8_fu_1669_p3;
                src_kernel_win_1_va_5_fu_276 <= src_kernel_win_1_va_4_fu_272;
                src_kernel_win_1_va_fu_256 <= src_kernel_win_1_va_6_fu_1633_p3;
                src_kernel_win_2_va_1_fu_284 <= src_kernel_win_2_va_fu_280;
                src_kernel_win_2_va_2_fu_288 <= src_kernel_win_2_va_10_fu_2005_p3;
                src_kernel_win_2_va_3_fu_292 <= src_kernel_win_2_va_2_fu_288;
                src_kernel_win_2_va_4_fu_296 <= src_kernel_win_2_va_11_fu_2023_p3;
                src_kernel_win_2_va_5_fu_300 <= src_kernel_win_2_va_4_fu_296;
                src_kernel_win_2_va_fu_280 <= src_kernel_win_2_va_9_fu_1987_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_state2, tmp_4_fu_625_p2, exitcond462_i_fu_673_p2, ap_CS_fsm_state3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_4_fu_625_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond462_i_fu_673_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_fu_1019_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_4_reg_608));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_2764_pp0_iter1_reg, ap_predicate_op225_read_state5, ap_predicate_op237_read_state5, ap_predicate_op305_read_state5, ap_predicate_op317_read_state5, ap_predicate_op382_read_state5, ap_predicate_op391_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op391_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op382_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op317_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op305_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_2764_pp0_iter1_reg, ap_predicate_op225_read_state5, ap_predicate_op237_read_state5, ap_predicate_op305_read_state5, ap_predicate_op317_read_state5, ap_predicate_op382_read_state5, ap_predicate_op391_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op391_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op382_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op317_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op305_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_2764_pp0_iter1_reg, ap_predicate_op225_read_state5, ap_predicate_op237_read_state5, ap_predicate_op305_read_state5, ap_predicate_op317_read_state5, ap_predicate_op382_read_state5, ap_predicate_op391_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op391_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op382_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op317_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op305_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state5 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op225_read_state5, ap_predicate_op237_read_state5, ap_predicate_op305_read_state5, ap_predicate_op317_read_state5, ap_predicate_op382_read_state5, ap_predicate_op391_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op391_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op382_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op317_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op305_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op237_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op225_read_state5 = ap_const_boolean_1)));
    end process;


    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_2764_pp0_iter1_reg)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1585_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716)
    begin
                ap_condition_1585 <= ((or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter1_state5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond462_i_fu_673_p2, ap_CS_fsm_state3)
    begin
        if ((((exitcond462_i_fu_673_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_159_assign_proc : process(exitcond461_i_fu_992_p2)
    begin
                ap_enable_operation_159 <= (exitcond461_i_fu_992_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_162_assign_proc : process(exitcond461_i_fu_992_p2)
    begin
                ap_enable_operation_162 <= (exitcond461_i_fu_992_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_164_assign_proc : process(exitcond461_i_fu_992_p2)
    begin
                ap_enable_operation_164 <= (exitcond461_i_fu_992_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_175_assign_proc : process(exitcond461_i_fu_992_p2)
    begin
                ap_enable_operation_175 <= (exitcond461_i_fu_992_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_177_assign_proc : process(exitcond461_i_fu_992_p2)
    begin
                ap_enable_operation_177 <= (exitcond461_i_fu_992_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_179_assign_proc : process(exitcond461_i_fu_992_p2)
    begin
                ap_enable_operation_179 <= (exitcond461_i_fu_992_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_189_assign_proc : process(exitcond461_i_fu_992_p2)
    begin
                ap_enable_operation_189 <= (exitcond461_i_fu_992_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_191_assign_proc : process(exitcond461_i_fu_992_p2)
    begin
                ap_enable_operation_191 <= (exitcond461_i_fu_992_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_193_assign_proc : process(exitcond461_i_fu_992_p2)
    begin
                ap_enable_operation_193 <= (exitcond461_i_fu_992_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_216_assign_proc : process(exitcond461_i_reg_2707)
    begin
                ap_enable_operation_216 <= (exitcond461_i_reg_2707 = ap_const_lv1_0);
    end process;


    ap_enable_operation_219_assign_proc : process(exitcond461_i_reg_2707)
    begin
                ap_enable_operation_219 <= (exitcond461_i_reg_2707 = ap_const_lv1_0);
    end process;


    ap_enable_operation_222_assign_proc : process(exitcond461_i_reg_2707)
    begin
                ap_enable_operation_222 <= (exitcond461_i_reg_2707 = ap_const_lv1_0);
    end process;


    ap_enable_operation_226_assign_proc : process(ap_predicate_op226_store_state5)
    begin
                ap_enable_operation_226 <= (ap_predicate_op226_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_228_assign_proc : process(ap_predicate_op228_store_state5)
    begin
                ap_enable_operation_228 <= (ap_predicate_op228_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_230_assign_proc : process(ap_predicate_op230_store_state5)
    begin
                ap_enable_operation_230 <= (ap_predicate_op230_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_235_assign_proc : process(ap_predicate_op235_store_state5)
    begin
                ap_enable_operation_235 <= (ap_predicate_op235_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_236_assign_proc : process(ap_predicate_op236_store_state5)
    begin
                ap_enable_operation_236 <= (ap_predicate_op236_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_238_assign_proc : process(ap_predicate_op238_store_state5)
    begin
                ap_enable_operation_238 <= (ap_predicate_op238_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_296_assign_proc : process(exitcond461_i_reg_2707)
    begin
                ap_enable_operation_296 <= (exitcond461_i_reg_2707 = ap_const_lv1_0);
    end process;


    ap_enable_operation_299_assign_proc : process(exitcond461_i_reg_2707)
    begin
                ap_enable_operation_299 <= (exitcond461_i_reg_2707 = ap_const_lv1_0);
    end process;


    ap_enable_operation_302_assign_proc : process(exitcond461_i_reg_2707)
    begin
                ap_enable_operation_302 <= (exitcond461_i_reg_2707 = ap_const_lv1_0);
    end process;


    ap_enable_operation_306_assign_proc : process(ap_predicate_op306_store_state5)
    begin
                ap_enable_operation_306 <= (ap_predicate_op306_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_308_assign_proc : process(ap_predicate_op308_store_state5)
    begin
                ap_enable_operation_308 <= (ap_predicate_op308_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_310_assign_proc : process(ap_predicate_op310_store_state5)
    begin
                ap_enable_operation_310 <= (ap_predicate_op310_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_315_assign_proc : process(ap_predicate_op315_store_state5)
    begin
                ap_enable_operation_315 <= (ap_predicate_op315_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_316_assign_proc : process(ap_predicate_op316_store_state5)
    begin
                ap_enable_operation_316 <= (ap_predicate_op316_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_318_assign_proc : process(ap_predicate_op318_store_state5)
    begin
                ap_enable_operation_318 <= (ap_predicate_op318_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_373_assign_proc : process(exitcond461_i_reg_2707)
    begin
                ap_enable_operation_373 <= (exitcond461_i_reg_2707 = ap_const_lv1_0);
    end process;


    ap_enable_operation_376_assign_proc : process(exitcond461_i_reg_2707)
    begin
                ap_enable_operation_376 <= (exitcond461_i_reg_2707 = ap_const_lv1_0);
    end process;


    ap_enable_operation_379_assign_proc : process(exitcond461_i_reg_2707)
    begin
                ap_enable_operation_379 <= (exitcond461_i_reg_2707 = ap_const_lv1_0);
    end process;


    ap_enable_operation_383_assign_proc : process(ap_predicate_op383_store_state5)
    begin
                ap_enable_operation_383 <= (ap_predicate_op383_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_385_assign_proc : process(ap_predicate_op385_store_state5)
    begin
                ap_enable_operation_385 <= (ap_predicate_op385_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_387_assign_proc : process(ap_predicate_op387_store_state5)
    begin
                ap_enable_operation_387 <= (ap_predicate_op387_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_389_assign_proc : process(ap_predicate_op389_store_state5)
    begin
                ap_enable_operation_389 <= (ap_predicate_op389_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_390_assign_proc : process(ap_predicate_op390_store_state5)
    begin
                ap_enable_operation_390 <= (ap_predicate_op390_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_392_assign_proc : process(ap_predicate_op392_store_state5)
    begin
                ap_enable_operation_392 <= (ap_predicate_op392_store_state5 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state4_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state4_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state5_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op225_read_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660)
    begin
                ap_predicate_op225_read_state5 <= ((or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op226_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_1_reg_2665)
    begin
                ap_predicate_op226_store_state5 <= ((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op228_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_129_0_1_reg_2669)
    begin
                ap_predicate_op228_store_state5 <= ((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op230_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_1_reg_2665)
    begin
                ap_predicate_op230_store_state5 <= ((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op235_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op235_store_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op236_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op236_store_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op237_read_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op237_read_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op238_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op238_store_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op305_read_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660)
    begin
                ap_predicate_op305_read_state5 <= ((or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op306_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_1_reg_2665)
    begin
                ap_predicate_op306_store_state5 <= ((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op308_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_129_0_1_reg_2669)
    begin
                ap_predicate_op308_store_state5 <= ((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op310_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_1_reg_2665)
    begin
                ap_predicate_op310_store_state5 <= ((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op315_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op315_store_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op316_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op316_store_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op317_read_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op317_read_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op318_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op318_store_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op382_read_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660)
    begin
                ap_predicate_op382_read_state5 <= ((or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op383_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_1_reg_2665)
    begin
                ap_predicate_op383_store_state5 <= ((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op385_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_129_0_1_reg_2669)
    begin
                ap_predicate_op385_store_state5 <= ((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op387_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_1_reg_2665)
    begin
                ap_predicate_op387_store_state5 <= ((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op389_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op389_store_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op390_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op390_store_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op391_read_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op391_read_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_predicate_op392_store_state5_assign_proc : process(exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
                ap_predicate_op392_store_state5 <= ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond462_i_fu_673_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond462_i_fu_673_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1103_p2 <= (tmp_85_0_0_not_reg_2655 or tmp_15_fu_1039_p2);
    col_assign_2_fu_1098_p2 <= std_logic_vector(unsigned(tmp_6_fu_646_p2) - unsigned(x_fu_1090_p3));
    col_buf_0_val_0_0_fu_1168_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2720(0) = '1') else 
        tmp_19_fu_1157_p5;
    col_buf_0_val_1_0_fu_1186_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2720(0) = '1') else 
        tmp_26_fu_1175_p5;
    col_buf_0_val_2_0_fu_1204_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2720(0) = '1') else 
        tmp_27_fu_1193_p5;
    col_buf_1_val_0_0_fu_1540_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2720(0) = '1') else 
        tmp_32_fu_1529_p5;
    col_buf_1_val_1_0_fu_1558_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2720(0) = '1') else 
        tmp_37_fu_1547_p5;
    col_buf_1_val_2_0_fu_1576_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2720(0) = '1') else 
        tmp_39_fu_1565_p5;
    col_buf_2_val_0_0_fu_1903_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2720(0) = '1') else 
        tmp_44_fu_1892_p5;
    col_buf_2_val_1_0_fu_1921_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2720(0) = '1') else 
        tmp_49_fu_1910_p5;
    col_buf_2_val_2_0_fu_1939_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2720(0) = '1') else 
        tmp_51_fu_1928_p5;
    exitcond461_i_fu_992_p2 <= "1" when (t_V_4_reg_608 = tmp_s_fu_631_p2) else "0";
    exitcond462_i_fu_673_p2 <= "1" when (t_V_reg_597 = tmp_5_fu_636_p2) else "0";
    i_V_fu_678_p2 <= std_logic_vector(unsigned(t_V_reg_597) + unsigned(ap_const_lv32_1));
    icmp1_fu_1013_p2 <= "0" when (tmp_38_fu_1003_p4 = ap_const_lv31_0) else "1";
    icmp_fu_705_p2 <= "0" when (tmp_20_fu_695_p4 = ap_const_lv31_0) else "1";
    j_V_fu_997_p2 <= std_logic_vector(unsigned(t_V_4_reg_608) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_2733;

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_2752;

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_129_0_1_reg_2669, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_reg_2660, tmp_8_reg_2651, tmp_129_0_1_reg_2669, k_buf_0_val_3_q0, ap_condition_1585)
    begin
        if ((ap_const_boolean_1 = ap_condition_1585)) then
            if (((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_129_0_1_reg_2669, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_2758;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, k_buf_0_val_4_q0, ap_condition_1585)
    begin
        if ((ap_const_boolean_1 = ap_condition_1585)) then
            if (((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((tmp_1_reg_2665 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
    k_buf_1_val_3_address1 <= k_buf_1_val_3_addr_reg_2768;

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
    k_buf_1_val_4_address1 <= k_buf_1_val_4_addr_reg_2774;

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_129_0_1_reg_2669, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_reg_2660, tmp_8_reg_2651, tmp_129_0_1_reg_2669, k_buf_1_val_3_q0, ap_condition_1585)
    begin
        if ((ap_const_boolean_1 = ap_condition_1585)) then
            if (((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1))) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif (((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0))) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_129_0_1_reg_2669, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
    k_buf_1_val_5_address1 <= k_buf_1_val_5_addr_reg_2780;

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, k_buf_1_val_4_q0, ap_condition_1585)
    begin
        if ((ap_const_boolean_1 = ap_condition_1585)) then
            if (((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1))) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif (((tmp_1_reg_2665 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0))) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
    k_buf_2_val_3_address1 <= k_buf_2_val_3_addr_reg_2786;

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
    k_buf_2_val_4_address1 <= k_buf_2_val_4_addr_reg_2792;

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_129_0_1_reg_2669, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_reg_2660, tmp_8_reg_2651, tmp_129_0_1_reg_2669, k_buf_2_val_3_q0, ap_condition_1585)
    begin
        if ((ap_const_boolean_1 = ap_condition_1585)) then
            if (((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1))) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif (((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0))) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_129_0_1_reg_2669, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_129_0_1_reg_2669 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_18_fu_1108_p1(11 - 1 downto 0);
    k_buf_2_val_5_address1 <= k_buf_2_val_5_addr_reg_2798;

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, k_buf_2_val_4_q0, ap_condition_1585)
    begin
        if ((ap_const_boolean_1 = ap_condition_1585)) then
            if (((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1))) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif (((tmp_1_reg_2665 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0))) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651, tmp_1_reg_2665, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_1_reg_2665 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i1_fu_1849_p2 <= "0" when (tmp_43_fu_1833_p4 = ap_const_lv3_0) else "1";
    not_i_i2_fu_2203_p2 <= "0" when (tmp_55_fu_2187_p4 = ap_const_lv3_0) else "1";
    not_i_i_fu_1477_p2 <= "0" when (tmp_31_fu_1461_p4 = ap_const_lv3_0) else "1";
    or_cond_i499_i_fu_1044_p2 <= (tmp_15_fu_1039_p2 and rev3_fu_1033_p2);
    or_cond_i_fu_1125_p2 <= (icmp_reg_2660 and icmp1_fu_1013_p2);
    or_cond_i_i_0_1_fu_816_p2 <= (tmp_155_0_1_fu_811_p2 and rev1_fu_805_p2);
    or_cond_i_i_0_2_fu_879_p2 <= (tmp_155_0_2_fu_874_p2 and rev2_fu_868_p2);
    or_cond_i_i_fu_753_p2 <= (tmp_12_fu_748_p2 and rev_fu_742_p2);
    overflow_3_fu_1855_p2 <= (tmp_i_i1_fu_1843_p2 and not_i_i1_fu_1849_p2);
    overflow_4_fu_2209_p2 <= (tmp_i_i2_fu_2197_p2 and not_i_i2_fu_2203_p2);
    overflow_fu_1483_p2 <= (tmp_i_i_fu_1471_p2 and not_i_i_fu_1477_p2);
    p_Result_3_fu_1801_p3 <= p_Val2_21_fu_1795_p2(10 downto 10);
    p_Result_4_fu_2155_p3 <= p_Val2_24_fu_2149_p2(10 downto 10);
    p_Result_s_fu_1429_p3 <= p_Val2_s_fu_1423_p2(10 downto 10);
    p_Val2_19_fu_1455_p2 <= std_logic_vector(unsigned(tmp24_fu_1437_p2) + unsigned(tmp25_fu_1449_p2));
    p_Val2_21_fu_1795_p2 <= std_logic_vector(unsigned(tmp29_fu_1773_p2) + unsigned(tmp30_fu_1789_p2));
    p_Val2_22_fu_1827_p2 <= std_logic_vector(unsigned(tmp32_fu_1809_p2) + unsigned(tmp33_fu_1821_p2));
    p_Val2_24_fu_2149_p2 <= std_logic_vector(unsigned(tmp37_fu_2127_p2) + unsigned(tmp38_fu_2143_p2));
    p_Val2_25_fu_2181_p2 <= std_logic_vector(unsigned(tmp40_fu_2163_p2) + unsigned(tmp41_fu_2175_p2));
    p_Val2_27_fu_1503_p3 <= 
        p_mux_i_i_cast_fu_1489_p3 when (tmp_2_i_i_fu_1497_p2(0) = '1') else 
        p_Val2_19_fu_1455_p2;
    p_Val2_28_fu_1875_p3 <= 
        p_mux_i_i30_cast_fu_1861_p3 when (tmp_2_i_i1_fu_1869_p2(0) = '1') else 
        p_Val2_22_fu_1827_p2;
    p_Val2_29_fu_2229_p3 <= 
        p_mux_i_i39_cast_fu_2215_p3 when (tmp_2_i_i2_fu_2223_p2(0) = '1') else 
        p_Val2_25_fu_2181_p2;
    p_Val2_s_fu_1423_p2 <= std_logic_vector(unsigned(tmp21_fu_1401_p2) + unsigned(tmp22_fu_1417_p2));
    p_assign_1_fu_1058_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_4_reg_608));
    p_assign_2_fu_1077_p2 <= std_logic_vector(unsigned(tmp_81_2_fu_667_p2) - unsigned(p_p2_i501_i_fu_1064_p3));
    p_assign_6_0_1_fu_791_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_597));
    p_assign_6_0_2_fu_854_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_597));
    p_assign_7_0_1_fu_830_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(t_V_reg_597));
    p_assign_7_0_2_fu_893_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) - unsigned(t_V_reg_597));
    p_assign_7_fu_767_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(t_V_reg_597));
    p_assign_8_0_1_fu_849_p2 <= std_logic_vector(unsigned(tmp_7_fu_656_p2) - unsigned(p_p2_i_i_0_1_fu_836_p3));
    p_assign_8_0_2_fu_912_p2 <= std_logic_vector(unsigned(tmp_7_fu_656_p2) - unsigned(p_p2_i_i_0_2_fu_899_p3));
    p_assign_8_fu_786_p2 <= std_logic_vector(unsigned(tmp_7_fu_656_p2) - unsigned(p_p2_i_i_fu_773_p3));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_2764_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= p_Val2_27_reg_2804;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_2764_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_2764_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= p_Val2_28_reg_2809;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_2764_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_2764_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= p_Val2_29_reg_2814;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_2764_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2764_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i30_cast_fu_1861_p3 <= 
        ap_const_lv8_FF when (tmp_i_i1_fu_1843_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i39_cast_fu_2215_p3 <= 
        ap_const_lv8_FF when (tmp_i_i2_fu_2197_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_1489_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_1471_p2(0) = '1') else 
        ap_const_lv8_0;
    p_neg466_i_fu_641_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(p_src_rows_V_read));
    p_p2_i501_i_fu_1064_p3 <= 
        p_assign_1_fu_1058_p2 when (tmp_46_fu_1050_p3(0) = '1') else 
        ImagLoc_x_fu_1019_p2;
    p_p2_i501_i_p_assign_2_fu_1082_p3 <= 
        p_p2_i501_i_fu_1064_p3 when (tmp_16_fu_1072_p2(0) = '1') else 
        p_assign_2_fu_1077_p2;
    p_p2_i_i_0_1_fu_836_p3 <= 
        p_assign_7_0_1_fu_830_p2 when (tmp_24_fu_822_p3(0) = '1') else 
        p_assign_6_0_1_fu_791_p2;
    p_p2_i_i_0_1_p_assign_fu_942_p3 <= 
        p_p2_i_i_0_1_fu_836_p3 when (tmp_164_0_1_fu_844_p2(0) = '1') else 
        p_assign_8_0_1_fu_849_p2;
    p_p2_i_i_0_2_fu_899_p3 <= 
        p_assign_7_0_2_fu_893_p2 when (tmp_33_fu_885_p3(0) = '1') else 
        p_assign_6_0_2_fu_854_p2;
    p_p2_i_i_0_2_p_assign_fu_967_p3 <= 
        p_p2_i_i_0_2_fu_899_p3 when (tmp_164_0_2_fu_907_p2(0) = '1') else 
        p_assign_8_0_2_fu_912_p2;
    p_p2_i_i_0_p_assign_8_fu_917_p3 <= 
        p_p2_i_i_fu_773_p3 when (tmp_14_fu_781_p2(0) = '1') else 
        p_assign_8_fu_786_p2;
    p_p2_i_i_fu_773_p3 <= 
        p_assign_7_fu_767_p2 when (tmp_22_fu_759_p3(0) = '1') else 
        tmp_11_fu_728_p2;
    p_shl1_cast_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1703_p3),10));
    p_shl1_fu_1703_p3 <= (src_kernel_win_1_va_3_fu_268 & ap_const_lv1_0);
    p_shl2_cast_fu_2065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_2057_p3),10));
    p_shl2_fu_2057_p3 <= (src_kernel_win_2_va_3_fu_292 & ap_const_lv1_0);
    p_shl_cast_fu_1339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_1331_p3),10));
    p_shl_fu_1331_p3 <= (src_kernel_win_0_va_3_fu_244 & ap_const_lv1_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
        if ((((or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op225_read_state5, ap_predicate_op237_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op237_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op225_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
        if ((((or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op305_read_state5, ap_predicate_op317_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op317_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op305_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond461_i_reg_2707, or_cond_i499_i_reg_2716, icmp_reg_2660, tmp_8_reg_2651)
    begin
        if ((((or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_0) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_8_reg_2651 = ap_const_lv1_1) and (icmp_reg_2660 = ap_const_lv1_1) and (or_cond_i499_i_reg_2716 = ap_const_lv1_1) and (exitcond461_i_reg_2707 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op382_read_state5, ap_predicate_op391_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op391_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op382_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_0_0_cast_fu_1313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_252),9));
    r_V_0_2_cast_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_236),9));
    r_V_1_0_cast_fu_1685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_276),9));
    r_V_1_2_cast_fu_1751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_260),9));
    r_V_213_0_cast_fu_2039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_300),9));
    r_V_213_2_cast_fu_2105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_284),9));
    r_V_2_0_1_2_fu_1361_p3 <= (src_kernel_win_0_va_7_fu_1279_p3 & ap_const_lv1_0);
    r_V_2_0_1_fu_1343_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_1339_p1));
    r_V_2_0_2_fu_1383_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_0_2_cast_fu_1379_p1));
    r_V_2_1_1_2_fu_1733_p3 <= (src_kernel_win_1_va_7_fu_1651_p3 & ap_const_lv1_0);
    r_V_2_1_1_fu_1715_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl1_cast_fu_1711_p1));
    r_V_2_1_2_fu_1755_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_1_2_cast_fu_1751_p1));
    r_V_2_2_1_2_fu_2087_p3 <= (src_kernel_win_2_va_10_fu_2005_p3 & ap_const_lv1_0);
    r_V_2_2_1_fu_2069_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl2_cast_fu_2065_p1));
    r_V_2_2_2_fu_2109_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_213_2_cast_fu_2105_p1));
    rev1_fu_805_p2 <= (tmp_23_fu_797_p3 xor ap_const_lv1_1);
    rev2_fu_868_p2 <= (tmp_25_fu_860_p3 xor ap_const_lv1_1);
    rev3_fu_1033_p2 <= (tmp_45_fu_1025_p3 xor ap_const_lv1_1);
    rev_fu_742_p2 <= (tmp_21_fu_734_p3 xor ap_const_lv1_1);
    row_assign_9_0_1_fu_958_p2 <= std_logic_vector(unsigned(p_neg466_i_fu_641_p2) - unsigned(y_0_1_fu_950_p3));
    row_assign_9_0_2_fu_983_p2 <= std_logic_vector(unsigned(p_neg466_i_fu_641_p2) - unsigned(y_0_2_fu_975_p3));
    row_assign_9_fu_933_p2 <= std_logic_vector(unsigned(p_neg466_i_fu_641_p2) - unsigned(y_fu_925_p3));
    src_kernel_win_0_va_6_fu_1261_p3 <= 
        tmp_28_fu_1250_p5 when (tmp_10_reg_2673(0) = '1') else 
        col_buf_0_val_0_0_fu_1168_p3;
    src_kernel_win_0_va_7_fu_1279_p3 <= 
        tmp_29_fu_1268_p5 when (tmp_10_reg_2673(0) = '1') else 
        col_buf_0_val_1_0_fu_1186_p3;
    src_kernel_win_0_va_8_fu_1297_p3 <= 
        tmp_30_fu_1286_p5 when (tmp_10_reg_2673(0) = '1') else 
        col_buf_0_val_2_0_fu_1204_p3;
    src_kernel_win_1_va_6_fu_1633_p3 <= 
        tmp_40_fu_1622_p5 when (tmp_10_reg_2673(0) = '1') else 
        col_buf_1_val_0_0_fu_1540_p3;
    src_kernel_win_1_va_7_fu_1651_p3 <= 
        tmp_41_fu_1640_p5 when (tmp_10_reg_2673(0) = '1') else 
        col_buf_1_val_1_0_fu_1558_p3;
    src_kernel_win_1_va_8_fu_1669_p3 <= 
        tmp_42_fu_1658_p5 when (tmp_10_reg_2673(0) = '1') else 
        col_buf_1_val_2_0_fu_1576_p3;
    src_kernel_win_2_va_10_fu_2005_p3 <= 
        tmp_53_fu_1994_p5 when (tmp_10_reg_2673(0) = '1') else 
        col_buf_2_val_1_0_fu_1921_p3;
    src_kernel_win_2_va_11_fu_2023_p3 <= 
        tmp_54_fu_2012_p5 when (tmp_10_reg_2673(0) = '1') else 
        col_buf_2_val_2_0_fu_1939_p3;
    src_kernel_win_2_va_9_fu_1987_p3 <= 
        tmp_52_fu_1976_p5 when (tmp_10_reg_2673(0) = '1') else 
        col_buf_2_val_0_0_fu_1903_p3;
        sum_V_0_0_2_cast_cas_fu_1327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_0_0_2_fu_1321_p2),10));

    sum_V_0_0_2_fu_1321_p2 <= std_logic_vector(unsigned(tmp_171_0_0_2_cast_fu_1317_p1) - unsigned(r_V_0_0_cast_fu_1313_p1));
        sum_V_1_0_2_cast_cas_fu_1699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_1_0_2_fu_1693_p2),10));

    sum_V_1_0_2_fu_1693_p2 <= std_logic_vector(unsigned(tmp_171_1_0_2_cast_fu_1689_p1) - unsigned(r_V_1_0_cast_fu_1685_p1));
        sum_V_2_0_2_cast_cas_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_2_0_2_fu_2047_p2),10));

    sum_V_2_0_2_fu_2047_p2 <= std_logic_vector(unsigned(tmp_171_2_0_2_cast_fu_2043_p1) - unsigned(r_V_213_0_cast_fu_2039_p1));
    tmp21_fu_1401_p2 <= std_logic_vector(signed(tmp_171_0_2_cast_fu_1389_p1) + signed(tmp_171_0_1_cast_fu_1349_p1));
    tmp22_fu_1417_p2 <= std_logic_vector(unsigned(tmp_171_0_1_cast_67_fu_1369_p1) + unsigned(tmp23_cast_fu_1413_p1));
        tmp23_cast_fu_1413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp23_fu_1407_p2),11));

    tmp23_fu_1407_p2 <= std_logic_vector(unsigned(tmp_171_0_2_2_cast_c_fu_1397_p1) + unsigned(sum_V_0_0_2_cast_cas_fu_1327_p1));
    tmp24_fu_1437_p2 <= std_logic_vector(unsigned(tmp_58_fu_1357_p1) + unsigned(tmp_57_fu_1353_p1));
    tmp25_fu_1449_p2 <= std_logic_vector(unsigned(tmp_59_fu_1373_p2) + unsigned(tmp26_fu_1443_p2));
    tmp26_fu_1443_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_fu_1261_p3) + unsigned(tmp_60_fu_1393_p1));
    tmp29_fu_1773_p2 <= std_logic_vector(signed(tmp_171_1_2_cast_fu_1761_p1) + signed(tmp_171_1_1_cast_fu_1721_p1));
    tmp30_fu_1789_p2 <= std_logic_vector(unsigned(tmp_171_1_1_cast_68_fu_1741_p1) + unsigned(tmp31_cast_fu_1785_p1));
        tmp31_cast_fu_1785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp31_fu_1779_p2),11));

    tmp31_fu_1779_p2 <= std_logic_vector(unsigned(tmp_171_1_2_2_cast_c_fu_1769_p1) + unsigned(sum_V_1_0_2_cast_cas_fu_1699_p1));
    tmp32_fu_1809_p2 <= std_logic_vector(unsigned(tmp_67_fu_1729_p1) + unsigned(tmp_66_fu_1725_p1));
    tmp33_fu_1821_p2 <= std_logic_vector(unsigned(tmp_68_fu_1745_p2) + unsigned(tmp34_fu_1815_p2));
    tmp34_fu_1815_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_6_fu_1633_p3) + unsigned(tmp_69_fu_1765_p1));
    tmp37_fu_2127_p2 <= std_logic_vector(signed(tmp_171_2_2_cast_fu_2115_p1) + signed(tmp_171_2_1_cast_fu_2075_p1));
    tmp38_fu_2143_p2 <= std_logic_vector(unsigned(tmp_171_2_1_cast_69_fu_2095_p1) + unsigned(tmp39_cast_fu_2139_p1));
        tmp39_cast_fu_2139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp39_fu_2133_p2),11));

    tmp39_fu_2133_p2 <= std_logic_vector(unsigned(tmp_171_2_2_2_cast_c_fu_2123_p1) + unsigned(sum_V_2_0_2_cast_cas_fu_2053_p1));
    tmp40_fu_2163_p2 <= std_logic_vector(unsigned(tmp_75_fu_2083_p1) + unsigned(tmp_74_fu_2079_p1));
    tmp41_fu_2175_p2 <= std_logic_vector(unsigned(tmp_76_fu_2099_p2) + unsigned(tmp42_fu_2169_p2));
    tmp42_fu_2169_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_9_fu_1987_p3) + unsigned(tmp_77_fu_2119_p1));
    tmp_10_fu_723_p2 <= "1" when (unsigned(t_V_reg_597) > unsigned(p_src_rows_V_read)) else "0";
    tmp_11_fu_728_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_597));
    tmp_129_0_1_fu_717_p2 <= "1" when (t_V_reg_597 = ap_const_lv32_0) else "0";
    tmp_12_fu_748_p2 <= "1" when (signed(tmp_11_fu_728_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_14_fu_781_p2 <= "1" when (signed(p_p2_i_i_fu_773_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_155_0_1_fu_811_p2 <= "1" when (signed(p_assign_6_0_1_fu_791_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_155_0_2_fu_874_p2 <= "1" when (signed(p_assign_6_0_2_fu_854_p2) < signed(p_src_rows_V_read)) else "0";
    tmp_15_fu_1039_p2 <= "1" when (signed(ImagLoc_x_fu_1019_p2) < signed(p_src_cols_V_read)) else "0";
    tmp_164_0_1_fu_844_p2 <= "1" when (signed(p_p2_i_i_0_1_fu_836_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_164_0_2_fu_907_p2 <= "1" when (signed(p_p2_i_i_0_2_fu_899_p3) < signed(p_src_rows_V_read)) else "0";
    tmp_16_fu_1072_p2 <= "1" when (signed(p_p2_i501_i_fu_1064_p3) < signed(p_src_cols_V_read)) else "0";
    tmp_171_0_0_2_cast_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_fu_1297_p3),9));
    tmp_171_0_1_cast_67_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_0_1_2_fu_1361_p3),11));
        tmp_171_0_1_cast_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_1_fu_1343_p2),11));

    tmp_171_0_2_2_cast_c_fu_1397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_fu_1261_p3),10));
        tmp_171_0_2_cast_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_0_2_fu_1383_p2),11));

    tmp_171_1_0_2_cast_fu_1689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_fu_1669_p3),9));
    tmp_171_1_1_cast_68_fu_1741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_1_1_2_fu_1733_p3),11));
        tmp_171_1_1_cast_fu_1721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_1_fu_1715_p2),11));

    tmp_171_1_2_2_cast_c_fu_1769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_fu_1633_p3),10));
        tmp_171_1_2_cast_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_2_fu_1755_p2),11));

    tmp_171_2_0_2_cast_fu_2043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_fu_2023_p3),9));
    tmp_171_2_1_cast_69_fu_2095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_2_1_2_fu_2087_p3),11));
        tmp_171_2_1_cast_fu_2075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_1_fu_2069_p2),11));

    tmp_171_2_2_2_cast_c_fu_2123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_fu_1987_p3),10));
        tmp_171_2_2_cast_fu_2115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_2_fu_2109_p2),11));

    tmp_17_fu_662_p2 <= std_logic_vector(shift_left(unsigned(p_src_cols_V_read),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_18_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_1090_p3),64));
    tmp_1_fu_711_p2 <= "1" when (t_V_reg_597 = ap_const_lv32_1) else "0";
    tmp_20_fu_695_p4 <= t_V_reg_597(31 downto 1);
    tmp_21_fu_734_p3 <= tmp_11_fu_728_p2(31 downto 31);
    tmp_22_fu_759_p3 <= tmp_11_fu_728_p2(31 downto 31);
    tmp_23_fu_797_p3 <= p_assign_6_0_1_fu_791_p2(31 downto 31);
    tmp_24_fu_822_p3 <= p_assign_6_0_1_fu_791_p2(31 downto 31);
    tmp_25_fu_860_p3 <= p_assign_6_0_2_fu_854_p2(31 downto 31);
    tmp_2_i_i1_fu_1869_p2 <= (p_Result_3_fu_1801_p3 or overflow_3_fu_1855_p2);
    tmp_2_i_i2_fu_2223_p2 <= (p_Result_4_fu_2155_p3 or overflow_4_fu_2209_p2);
    tmp_2_i_i_fu_1497_p2 <= (p_Result_s_fu_1429_p3 or overflow_fu_1483_p2);
    tmp_31_fu_1461_p4 <= p_Val2_s_fu_1423_p2(10 downto 8);
    tmp_33_fu_885_p3 <= p_assign_6_0_2_fu_854_p2(31 downto 31);
    tmp_34_fu_938_p1 <= row_assign_9_fu_933_p2(2 - 1 downto 0);
    tmp_35_fu_963_p1 <= row_assign_9_0_1_fu_958_p2(2 - 1 downto 0);
    tmp_36_fu_988_p1 <= row_assign_9_0_2_fu_983_p2(2 - 1 downto 0);
    tmp_38_fu_1003_p4 <= t_V_4_reg_608(31 downto 1);
    tmp_3_fu_619_p2 <= std_logic_vector(unsigned(tmp_2_reg_586) + unsigned(ap_const_lv2_1));
    tmp_43_fu_1833_p4 <= p_Val2_21_fu_1795_p2(10 downto 8);
    tmp_45_fu_1025_p3 <= ImagLoc_x_fu_1019_p2(31 downto 31);
    tmp_46_fu_1050_p3 <= ImagLoc_x_fu_1019_p2(31 downto 31);
    tmp_47_fu_1121_p1 <= col_assign_2_fu_1098_p2(2 - 1 downto 0);
    tmp_4_fu_625_p2 <= "1" when (tmp_2_reg_586 = ap_const_lv2_2) else "0";
    tmp_55_fu_2187_p4 <= p_Val2_24_fu_2149_p2(10 downto 8);
    tmp_57_fu_1353_p1 <= sum_V_0_0_2_fu_1321_p2(8 - 1 downto 0);
    tmp_58_fu_1357_p1 <= r_V_2_0_1_fu_1343_p2(8 - 1 downto 0);
    tmp_59_fu_1373_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_7_fu_1279_p3),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_5_fu_636_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_rows_V_read));
    tmp_60_fu_1393_p1 <= r_V_2_0_2_fu_1383_p2(8 - 1 downto 0);
    tmp_66_fu_1725_p1 <= sum_V_1_0_2_fu_1693_p2(8 - 1 downto 0);
    tmp_67_fu_1729_p1 <= r_V_2_1_1_fu_1715_p2(8 - 1 downto 0);
    tmp_68_fu_1745_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_1_va_7_fu_1651_p3),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_69_fu_1765_p1 <= r_V_2_1_2_fu_1755_p2(8 - 1 downto 0);
    tmp_6_fu_646_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) + unsigned(p_src_cols_V_read));
    tmp_74_fu_2079_p1 <= sum_V_2_0_2_fu_2047_p2(8 - 1 downto 0);
    tmp_75_fu_2083_p1 <= r_V_2_2_1_fu_2069_p2(8 - 1 downto 0);
    tmp_76_fu_2099_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_2_va_10_fu_2005_p3),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_77_fu_2119_p1 <= r_V_2_2_2_fu_2109_p2(8 - 1 downto 0);
    tmp_7_fu_656_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(tmp_fu_651_p2));
    tmp_81_2_fu_667_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(tmp_17_fu_662_p2));
    tmp_85_0_0_not_fu_689_p2 <= (tmp_8_fu_684_p2 xor ap_const_lv1_1);
    tmp_8_fu_684_p2 <= "1" when (unsigned(t_V_reg_597) < unsigned(p_src_rows_V_read)) else "0";
    tmp_fu_651_p2 <= std_logic_vector(shift_left(unsigned(p_src_rows_V_read),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    tmp_i_i1_fu_1843_p2 <= (p_Result_3_fu_1801_p3 xor ap_const_lv1_1);
    tmp_i_i2_fu_2197_p2 <= (p_Result_4_fu_2155_p3 xor ap_const_lv1_1);
    tmp_i_i_fu_1471_p2 <= (p_Result_s_fu_1429_p3 xor ap_const_lv1_1);
    tmp_s_fu_631_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(p_src_cols_V_read));
    x_fu_1090_p3 <= 
        ImagLoc_x_fu_1019_p2 when (or_cond_i499_i_fu_1044_p2(0) = '1') else 
        p_p2_i501_i_p_assign_2_fu_1082_p3;
    y_0_1_fu_950_p3 <= 
        p_assign_6_0_1_fu_791_p2 when (or_cond_i_i_0_1_fu_816_p2(0) = '1') else 
        p_p2_i_i_0_1_p_assign_fu_942_p3;
    y_0_2_fu_975_p3 <= 
        p_assign_6_0_2_fu_854_p2 when (or_cond_i_i_0_2_fu_879_p2(0) = '1') else 
        p_p2_i_i_0_2_p_assign_fu_967_p3;
    y_fu_925_p3 <= 
        tmp_11_fu_728_p2 when (or_cond_i_i_fu_753_p2(0) = '1') else 
        p_p2_i_i_0_p_assign_8_fu_917_p3;
end behav;
