# SAP-Verilog
A SAP(SImple as Possible) computer in verilog language project for college
