#include "catch2/catch_test_macros.hpp"

#include "read_fpga_interchange_arch.h"
#include "arch_util.h"
#include "vpr_api.h"
#include <cstring>
#include <unordered_set>
#include <vector>

namespace {

static constexpr const char kArchFile[] = "testarch.device";

TEST_CASE("read_interchange_models", "[vpr]") {
    t_arch arch;
    std::vector<t_physical_tile_type> physical_tile_types;
    std::vector<t_logical_block_type> logical_block_types;

    FPGAInterchangeReadArch(kArchFile, /*timing_enabled=*/true, &arch, physical_tile_types, logical_block_types);

    std::unordered_set<std::string> models = {"IB", "OB", "DFFR", "DFFS", "GND", "VCC"};

    // Check that there are exactly the expected models
    for (auto* model = arch.models; model != nullptr; model = model->next) {
        std::string name = model->name;
        REQUIRE(models.find(name) != models.end());
        models.erase(name);
    }

    REQUIRE(models.size() == 0);

    std::unordered_set<std::string> lib_models = {MODEL_INPUT, MODEL_OUTPUT, MODEL_LATCH, MODEL_NAMES};

    // Check that there are exactly the expected models
    for (auto* model = arch.model_library; model != nullptr; model = model->next) {
        std::string name = model->name;
        REQUIRE(lib_models.find(name) != lib_models.end());
        lib_models.erase(name);
    }

    REQUIRE(lib_models.size() == 0);
}

TEST_CASE("read_interchange_layout", "[vpr]") {
    t_arch arch;
    std::vector<t_physical_tile_type> physical_tile_types;
    std::vector<t_logical_block_type> logical_block_types;

    FPGAInterchangeReadArch(kArchFile, /*timing_enabled=*/true, &arch, physical_tile_types, logical_block_types);

    auto& gd = arch.grid_layouts[0];
    REQUIRE(gd.grid_type == GridDefType::FIXED);
    REQUIRE(gd.height == 12);
    REQUIRE(gd.width == 12);

    std::unordered_map<std::string, bool> tile_types({{"constant_block", false}, {"IB", false}, {"OB", false}, {"IOB", false}, {"CLB", false}});
    for (auto& loc : gd.layers.at(0).loc_defs) {
        auto ret = tile_types.find(loc.block_type);
        REQUIRE(ret != tile_types.end());
        REQUIRE(loc.priority == 1);

        ret->second = true;
    }

    for (auto type : tile_types) {
        CHECK(type.second);
    }
}

TEST_CASE("read_interchange_luts", "[vpr]") {
    t_arch arch;
    std::vector<t_physical_tile_type> physical_tile_types;
    std::vector<t_logical_block_type> logical_block_types;

    FPGAInterchangeReadArch(kArchFile, /*timing_enabled=*/true, &arch, physical_tile_types, logical_block_types);

    std::unordered_set<std::string> lut_cells = {"LUT1", "LUT2", "LUT3", "LUT4"};
    std::unordered_set<std::string> lut_bels = {"ALUT", "BLUT"};
    std::unordered_set<std::string> lut_cell_pins = {"I0", "I1", "I2", "I3"};
    std::unordered_set<std::string> lut_bel_pins = {"A1", "A2", "A3", "A4"};

    REQUIRE(arch.lut_cells.size() == 4);
    for (auto lut_cell : arch.lut_cells) {
        CHECK(std::find(lut_cells.begin(), lut_cells.end(), lut_cell.name) != lut_cells.end());
        REQUIRE(lut_cell.init_param == std::string("INIT"));
        for (auto lut_pin : lut_cell.inputs)
            CHECK(std::find(lut_cell_pins.begin(), lut_cell_pins.end(), lut_pin) != lut_cell_pins.end());
    }

    for (const auto& it : arch.lut_elements) {
        const auto& lut_elements = it.second;

        for (const auto& lut_element : lut_elements) {
            REQUIRE(lut_element.lut_bels.size() == 1);

            for (auto lut_bel : lut_element.lut_bels) {
                CHECK(lut_bels.find(lut_bel.name) != lut_bels.end());
                REQUIRE(lut_bel.output_pin == std::string("O"));
                for (const std::string& lut_pin : lut_bel.input_pins)
                    CHECK(lut_bel_pins.find(lut_pin) != lut_bel_pins.end());
            }
        }
    }
}

TEST_CASE("read_interchange_tiles", "[vpr]") {
    t_arch arch;
    std::vector<t_physical_tile_type> physical_tile_types;
    std::vector<t_logical_block_type> logical_block_types;

    FPGAInterchangeReadArch(kArchFile, /*timing_enabled=*/true, &arch, physical_tile_types, logical_block_types);

    std::unordered_set<std::string> ptypes = {"EMPTY", "IOB", "IB", "OB", "CLB", "constant_block"};

    // Check that there are exactly the expected models
    for (const t_physical_tile_type& ptype : physical_tile_types) {
        const std::string& name = ptype.name;
        REQUIRE(ptypes.find(name) != ptypes.end());
        ptypes.erase(name);

        if (name == std::string("IOB")) {
            CHECK(ptype.is_input_type);
            CHECK(ptype.is_output_type);
        }
    }

    REQUIRE(ptypes.size() == 0);
}

TEST_CASE("read_interchange_pb_types", "[vpr]") {
    t_arch arch;
    std::vector<t_physical_tile_type> physical_tile_types;
    std::vector<t_logical_block_type> logical_block_types;

    FPGAInterchangeReadArch(kArchFile, /*timing_enabled=*/true, &arch, physical_tile_types, logical_block_types);

    std::unordered_set<std::string> ltypes = {"EMPTY", "IOPAD", "IPAD", "OPAD", "SLICE", "constant_block"};

    std::unordered_map<std::string, PORTS> slice_ports = {
        {"L0_0", PORTS::IN_PORT},
        {"L1_0", PORTS::IN_PORT},
        {"L2_0", PORTS::IN_PORT},
        {"L3_0", PORTS::IN_PORT},
        {"R_0", PORTS::IN_PORT},
        {"D_0", PORTS::IN_PORT},
        {"O_0", PORTS::OUT_PORT},
        {"Q_0", PORTS::OUT_PORT},
        {"L0_1", PORTS::IN_PORT},
        {"L1_1", PORTS::IN_PORT},
        {"L2_1", PORTS::IN_PORT},
        {"L3_1", PORTS::IN_PORT},
        {"R_1", PORTS::IN_PORT},
        {"D_1", PORTS::IN_PORT},
        {"O_1", PORTS::OUT_PORT},
        {"Q_1", PORTS::OUT_PORT},
        {"CLK", PORTS::IN_PORT}};

    // Check that there are exactly the expected models
    for (auto ltype : logical_block_types) {
        std::string name = ltype.name;
        REQUIRE(ltypes.find(name) != ltypes.end());
        ltypes.erase(name);

        if (ltype.pb_type == nullptr) {
            REQUIRE(name == std::string("EMPTY"));
            continue;
        }

        bool check_pb_type = name == std::string("SLICE");
        size_t num_visited = 0;
        for (auto iport = 0; iport < ltype.pb_type->num_ports; iport++) {
            auto port = ltype.pb_type->ports[iport];

            REQUIRE(port.name != nullptr);

            if (!check_pb_type)
                continue;

            auto res = slice_ports.find(std::string(port.name));
            REQUIRE(res != slice_ports.end());
            REQUIRE(res->second == port.type);
            num_visited++;
        }

        REQUIRE((num_visited == slice_ports.size() || !check_pb_type));
    }

    REQUIRE(ltypes.size() == 0);
}

} // namespace
