// Seed: 3809029978
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output wand id_2,
    output tri id_3,
    input tri1 id_4,
    input supply1 id_5
);
  assign id_3 = id_1;
  wire id_7;
  assign id_2 = id_4;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input uwire id_2,
    output wand id_3,
    input wire id_4,
    input wor id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    output tri id_14
);
  tri id_16, id_17, id_18, id_19;
  module_0(
      id_0, id_10, id_6, id_6, id_1, id_2
  );
  wire id_20;
  wire id_21;
  assign id_16 = !id_7 ? 1 : 1;
endmodule
