Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa -stubgen
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/systemlab1.mhs 

Parse
/nfs/home/d/d_chongs/Documents/COEN317/myLABS/LAB1/lab1/lab1.srcs/sources_1/edk/
systemlab1/systemlab1.mhs ...

Create merged mhs ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /nfs/sw_cmc/x86_64.EL7/tools/xilinx_14.7/14.7/ISE_DS/EDK/hw/XilinxProcessorIP
   Lib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line
   319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0

Checking platform address map ...

Modify defaults ...

Creating stub ...

Elaborating instances ...

Inserting wrapper level ...

Writing (stub) BMM ...

Writing top-level HDL ...

Total run time: 2.00 seconds
