#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Oct 23 20:31:27 2017
# Process ID: 9526
# Current directory: /home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.runs/bnn_accelerator_synth_1
# Command line: vivado -log bnn_accelerator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bnn_accelerator.tcl
# Log file: /home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.runs/bnn_accelerator_synth_1/bnn_accelerator.vds
# Journal file: /home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.runs/bnn_accelerator_synth_1/vivado.jou
#-----------------------------------------------------------
source bnn_accelerator.tcl -notrace
Command: synth_design -top bnn_accelerator -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1144.527 ; gain = 210.086 ; free physical = 137 ; free virtual = 6408
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bnn_accelerator' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/synth/bnn_accelerator.v:57]
INFO: [Synth 8-638] synthesizing module 'top' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state14 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state20 bound to: 13'b1000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv13_0 bound to: 13'b0000000000000 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv16_1 bound to: 16'b0000000000000001 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv10_1 bound to: 10'b0000000001 
	Parameter ap_const_lv13_124A bound to: 13'b1001001001010 
	Parameter ap_const_lv13_1 bound to: 13'b0000000000001 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv7_40 bound to: 7'b1000000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:130]
INFO: [Synth 8-638] synthesizing module 'top_kh_mem_V' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_kh_mem_V.v:49]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_kh_mem_V_ram' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_kh_mem_V.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_kh_mem_V.v:22]
INFO: [Synth 8-3876] $readmem data file './top_kh_mem_V_ram.dat' is read successfully [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_kh_mem_V.v:25]
INFO: [Synth 8-256] done synthesizing module 'top_kh_mem_V_ram' (1#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_kh_mem_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'top_kh_mem_V' (2#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_kh_mem_V.v:49]
INFO: [Synth 8-638] synthesizing module 'top_wt_mem_V_0' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_wt_mem_V_0.v:49]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 2341 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_wt_mem_V_0_ram' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_wt_mem_V_0.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2341 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_wt_mem_V_0.v:22]
INFO: [Synth 8-3876] $readmem data file './top_wt_mem_V_0_ram.dat' is read successfully [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_wt_mem_V_0.v:25]
INFO: [Synth 8-256] done synthesizing module 'top_wt_mem_V_0_ram' (3#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_wt_mem_V_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'top_wt_mem_V_0' (4#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_wt_mem_V_0.v:49]
INFO: [Synth 8-638] synthesizing module 'top_dmem_V_0_0' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_dmem_V_0_0.v:49]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_dmem_V_0_0_ram' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_dmem_V_0_0.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_dmem_V_0_0.v:22]
INFO: [Synth 8-3876] $readmem data file './top_dmem_V_0_0_ram.dat' is read successfully [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_dmem_V_0_0.v:25]
INFO: [Synth 8-256] done synthesizing module 'top_dmem_V_0_0_ram' (5#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_dmem_V_0_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'top_dmem_V_0_0' (6#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_dmem_V_0_0.v:49]
INFO: [Synth 8-638] synthesizing module 'bin_conv' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state18 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state19 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state24 bound to: 15'b100000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv12_0 bound to: 12'b000000000000 
	Parameter ap_const_lv3_4 bound to: 3'b100 
	Parameter ap_const_lv3_3 bound to: 3'b011 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv12_800 bound to: 12'b100000000000 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv5_2 bound to: 5'b00010 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv6_20 bound to: 6'b100000 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_C bound to: 4'b1100 
	Parameter ap_const_lv4_D bound to: 4'b1101 
	Parameter ap_const_lv4_E bound to: 4'b1110 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv3_6 bound to: 3'b110 
	Parameter ap_const_lv3_7 bound to: 3'b111 
	Parameter ap_const_lv7_20 bound to: 7'b0100000 
	Parameter ap_const_lv3_2 bound to: 3'b010 
	Parameter ap_const_lv3_5 bound to: 3'b101 
	Parameter ap_const_lv16_1 bound to: 16'b0000000000000001 
	Parameter ap_const_lv9_1FF bound to: 9'b111111111 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_B bound to: 4'b1011 
	Parameter ap_const_lv6_3F bound to: 6'b111111 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv6_2 bound to: 6'b000010 
	Parameter ap_const_lv6_3 bound to: 6'b000011 
	Parameter ap_const_lv6_4 bound to: 6'b000100 
	Parameter ap_const_lv6_5 bound to: 6'b000101 
	Parameter ap_const_lv6_6 bound to: 6'b000110 
	Parameter ap_const_lv6_7 bound to: 6'b000111 
	Parameter ap_const_lv6_8 bound to: 6'b001000 
	Parameter ap_const_lv6_9 bound to: 6'b001001 
	Parameter ap_const_lv6_A bound to: 6'b001010 
	Parameter ap_const_lv6_B bound to: 6'b001011 
	Parameter ap_const_lv6_C bound to: 6'b001100 
	Parameter ap_const_lv6_D bound to: 6'b001101 
	Parameter ap_const_lv6_E bound to: 6'b001110 
	Parameter ap_const_lv6_F bound to: 6'b001111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:251]
INFO: [Synth 8-638] synthesizing module 'bin_conv_fixed_bucud' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv_fixed_bucud.v:66]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bin_conv_fixed_bucud_ram' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv_fixed_bucud.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv_fixed_bucud.v:27]
INFO: [Synth 8-256] done synthesizing module 'bin_conv_fixed_bucud_ram' (7#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv_fixed_bucud.v:9]
INFO: [Synth 8-256] done synthesizing module 'bin_conv_fixed_bucud' (8#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv_fixed_bucud.v:66]
INFO: [Synth 8-638] synthesizing module 'top_mul_10ns_5ns_bek' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_10ns_5ns_bek.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_mul_10ns_5ns_bek_MulnS_0' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_10ns_5ns_bek.v:11]
INFO: [Synth 8-256] done synthesizing module 'top_mul_10ns_5ns_bek_MulnS_0' (9#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_10ns_5ns_bek.v:11]
INFO: [Synth 8-256] done synthesizing module 'top_mul_10ns_5ns_bek' (10#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_10ns_5ns_bek.v:35]
INFO: [Synth 8-638] synthesizing module 'top_mux_83_2_1' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mux_83_2_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_mux_83_2_1' (11#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mux_83_2_1.v:11]
INFO: [Synth 8-638] synthesizing module 'top_mul_15ns_5ns_bfk' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_15ns_5ns_bfk.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_mul_15ns_5ns_bfk_MulnS_1' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_15ns_5ns_bfk.v:11]
INFO: [Synth 8-256] done synthesizing module 'top_mul_15ns_5ns_bfk_MulnS_1' (12#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_15ns_5ns_bfk.v:11]
INFO: [Synth 8-256] done synthesizing module 'top_mul_15ns_5ns_bfk' (13#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_15ns_5ns_bfk.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26792]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26794]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26802]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26806]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26808]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26810]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26812]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26814]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26816]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26818]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26820]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26824]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26826]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26830]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26832]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26840]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26850]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26854]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26856]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26870]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26880]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26884]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26888]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26890]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26906]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26908]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26916]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26920]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter2_r_V_15_reg_99570_reg' and it is trimmed from '9' to '5' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:18913]
INFO: [Synth 8-256] done synthesizing module 'bin_conv' (14#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:10]
INFO: [Synth 8-638] synthesizing module 'fp_conv' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state11 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state12 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state13 bound to: 7'b1000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv20_0 bound to: 20'b00000000000000000000 
	Parameter ap_const_lv5_1F bound to: 5'b11111 
	Parameter ap_const_lv5_1E bound to: 5'b11110 
	Parameter ap_const_lv5_1D bound to: 5'b11101 
	Parameter ap_const_lv5_1C bound to: 5'b11100 
	Parameter ap_const_lv5_1B bound to: 5'b11011 
	Parameter ap_const_lv5_1A bound to: 5'b11010 
	Parameter ap_const_lv5_19 bound to: 5'b11001 
	Parameter ap_const_lv5_18 bound to: 5'b11000 
	Parameter ap_const_lv5_17 bound to: 5'b10111 
	Parameter ap_const_lv5_16 bound to: 5'b10110 
	Parameter ap_const_lv5_15 bound to: 5'b10101 
	Parameter ap_const_lv5_14 bound to: 5'b10100 
	Parameter ap_const_lv5_13 bound to: 5'b10011 
	Parameter ap_const_lv5_12 bound to: 5'b10010 
	Parameter ap_const_lv5_11 bound to: 5'b10001 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_F bound to: 5'b01111 
	Parameter ap_const_lv5_E bound to: 5'b01110 
	Parameter ap_const_lv5_D bound to: 5'b01101 
	Parameter ap_const_lv5_C bound to: 5'b01100 
	Parameter ap_const_lv5_B bound to: 5'b01011 
	Parameter ap_const_lv5_A bound to: 5'b01010 
	Parameter ap_const_lv5_9 bound to: 5'b01001 
	Parameter ap_const_lv5_8 bound to: 5'b01000 
	Parameter ap_const_lv5_7 bound to: 5'b00111 
	Parameter ap_const_lv5_6 bound to: 5'b00110 
	Parameter ap_const_lv5_5 bound to: 5'b00101 
	Parameter ap_const_lv5_4 bound to: 5'b00100 
	Parameter ap_const_lv5_3 bound to: 5'b00011 
	Parameter ap_const_lv5_2 bound to: 5'b00010 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_4 bound to: 4'b0100 
	Parameter ap_const_lv4_5 bound to: 4'b0101 
	Parameter ap_const_lv4_6 bound to: 4'b0110 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_B bound to: 4'b1011 
	Parameter ap_const_lv4_C bound to: 4'b1100 
	Parameter ap_const_lv4_D bound to: 4'b1101 
	Parameter ap_const_lv4_E bound to: 4'b1110 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv10_1 bound to: 10'b0000000001 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv6_3F bound to: 6'b111111 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv11_441 bound to: 11'b10001000001 
	Parameter ap_const_lv11_1 bound to: 11'b00000000001 
	Parameter ap_const_lv6_21 bound to: 6'b100001 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv6_20 bound to: 6'b100000 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:219]
INFO: [Synth 8-638] synthesizing module 'top_mux_325_20_1' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mux_325_20_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter din3_WIDTH bound to: 20 - type: integer 
	Parameter din4_WIDTH bound to: 20 - type: integer 
	Parameter din5_WIDTH bound to: 20 - type: integer 
	Parameter din6_WIDTH bound to: 20 - type: integer 
	Parameter din7_WIDTH bound to: 20 - type: integer 
	Parameter din8_WIDTH bound to: 20 - type: integer 
	Parameter din9_WIDTH bound to: 20 - type: integer 
	Parameter din10_WIDTH bound to: 20 - type: integer 
	Parameter din11_WIDTH bound to: 20 - type: integer 
	Parameter din12_WIDTH bound to: 20 - type: integer 
	Parameter din13_WIDTH bound to: 20 - type: integer 
	Parameter din14_WIDTH bound to: 20 - type: integer 
	Parameter din15_WIDTH bound to: 20 - type: integer 
	Parameter din16_WIDTH bound to: 20 - type: integer 
	Parameter din17_WIDTH bound to: 20 - type: integer 
	Parameter din18_WIDTH bound to: 20 - type: integer 
	Parameter din19_WIDTH bound to: 20 - type: integer 
	Parameter din20_WIDTH bound to: 20 - type: integer 
	Parameter din21_WIDTH bound to: 20 - type: integer 
	Parameter din22_WIDTH bound to: 20 - type: integer 
	Parameter din23_WIDTH bound to: 20 - type: integer 
	Parameter din24_WIDTH bound to: 20 - type: integer 
	Parameter din25_WIDTH bound to: 20 - type: integer 
	Parameter din26_WIDTH bound to: 20 - type: integer 
	Parameter din27_WIDTH bound to: 20 - type: integer 
	Parameter din28_WIDTH bound to: 20 - type: integer 
	Parameter din29_WIDTH bound to: 20 - type: integer 
	Parameter din30_WIDTH bound to: 20 - type: integer 
	Parameter din31_WIDTH bound to: 20 - type: integer 
	Parameter din32_WIDTH bound to: 20 - type: integer 
	Parameter din33_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_mux_325_20_1' (15#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mux_325_20_1.v:11]
INFO: [Synth 8-638] synthesizing module 'top_mux_164_64_1' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mux_164_64_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 64 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'top_mux_164_64_1' (16#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mux_164_64_1.v:11]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter5_bvh_d_index_reg_37179_reg' and it is trimmed from '7' to '6' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:6056]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter4_bvh_d_index_reg_37179_reg' and it is trimmed from '7' to '6' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:6051]
INFO: [Synth 8-256] done synthesizing module 'fp_conv' (17#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:10]
INFO: [Synth 8-638] synthesizing module 'bin_dense' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_dense.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state11 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state12 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state13 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state14 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state15 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state16 bound to: 10'b1000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv16_C000 bound to: 16'b1100000000000000 
	Parameter ap_const_lv8_FF bound to: 8'b11111111 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv22_0 bound to: 22'b0000000000000000000000 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv16_1 bound to: 16'b0000000000000001 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv56_0 bound to: 56'b00000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv16_80 bound to: 16'b0000000010000000 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv9_40 bound to: 9'b001000000 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv12_0 bound to: 12'b000000000000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_dense.v:211]
INFO: [Synth 8-638] synthesizing module 'top_mul_mul_20s_1bkb' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_mul_20s_1bkb.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_mul_mul_20s_1bkb_DSP48_0' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_mul_20s_1bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_mul_mul_20s_1bkb_DSP48_0' (18#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_mul_20s_1bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'top_mul_mul_20s_1bkb' (19#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_mul_20s_1bkb.v:29]
INFO: [Synth 8-256] done synthesizing module 'bin_dense' (20#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_dense.v:10]
INFO: [Synth 8-638] synthesizing module 'top_mac_muladd_15bgk' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mac_muladd_15bgk.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'top_mac_muladd_15bgk_DSP48_1' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mac_muladd_15bgk.v:10]
INFO: [Synth 8-256] done synthesizing module 'top_mac_muladd_15bgk_DSP48_1' (21#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mac_muladd_15bgk.v:10]
INFO: [Synth 8-256] done synthesizing module 'top_mac_muladd_15bgk' (22#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mac_muladd_15bgk.v:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp3_iter3_p_8_reg_625_reg' and it is trimmed from '16' to '7' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:982]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp3_iter2_p_8_reg_625_reg' and it is trimmed from '16' to '7' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:980]
INFO: [Synth 8-256] done synthesizing module 'top' (23#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:12]
INFO: [Synth 8-256] done synthesizing module 'bnn_accelerator' (24#1) [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/synth/bnn_accelerator.v:57]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_0_0_V_q0[63]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_0_0_V_q0[62]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_0_0_V_q0[61]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_0_0_V_q0[60]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_0_1_V_q0[63]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_0_1_V_q0[62]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_0_1_V_q0[61]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_0_1_V_q0[60]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_1_0_V_q0[63]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_1_0_V_q0[62]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_1_0_V_q0[61]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_1_0_V_q0[60]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_1_1_V_q0[63]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_1_1_V_q0[62]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_1_1_V_q0[61]
WARNING: [Synth 8-3331] design fp_conv has unconnected port dmem_1_1_V_q0[60]
WARNING: [Synth 8-3331] design top_mul_15ns_5ns_bfk has unconnected port reset
WARNING: [Synth 8-3331] design top_mul_10ns_5ns_bek has unconnected port reset
WARNING: [Synth 8-3331] design bin_conv_fixed_bucud has unconnected port reset
WARNING: [Synth 8-3331] design bin_conv has unconnected port n_inputs[0]
WARNING: [Synth 8-3331] design top_dmem_V_0_0 has unconnected port reset
WARNING: [Synth 8-3331] design top_wt_mem_V_0 has unconnected port reset
WARNING: [Synth 8-3331] design top_kh_mem_V has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1432.855 ; gain = 498.414 ; free physical = 171 ; free virtual = 6107
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1432.855 ; gain = 498.414 ; free physical = 242 ; free virtual = 6109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/constraints/top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/constraints/top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.runs/bnn_accelerator_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.runs/bnn_accelerator_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1740.922 ; gain = 7.004 ; free physical = 137 ; free virtual = 5908
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1740.922 ; gain = 806.480 ; free physical = 198 ; free virtual = 5883
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1744.840 ; gain = 810.398 ; free physical = 196 ; free virtual = 5882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1744.840 ; gain = 810.398 ; free physical = 195 ; free virtual = 5881
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rhs_V_reg_96457_reg[4:0]' into 'tmp_144_cast_reg_96452_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19758]
INFO: [Synth 8-4471] merging register 'fixed_buffer_10_V_a_2_reg_107867_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20282]
INFO: [Synth 8-4471] merging register 'fixed_buffer_11_V_a_2_reg_107872_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20283]
INFO: [Synth 8-4471] merging register 'fixed_buffer_12_V_a_2_reg_107877_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20284]
INFO: [Synth 8-4471] merging register 'fixed_buffer_13_V_a_2_reg_107882_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20285]
INFO: [Synth 8-4471] merging register 'fixed_buffer_14_V_a_2_reg_107887_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20286]
INFO: [Synth 8-4471] merging register 'fixed_buffer_15_V_a_2_reg_107892_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20287]
INFO: [Synth 8-4471] merging register 'fixed_buffer_16_V_a_2_reg_107897_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20288]
INFO: [Synth 8-4471] merging register 'fixed_buffer_17_V_a_2_reg_107902_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20289]
INFO: [Synth 8-4471] merging register 'fixed_buffer_18_V_a_2_reg_107907_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20290]
INFO: [Synth 8-4471] merging register 'fixed_buffer_19_V_a_2_reg_107912_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20291]
INFO: [Synth 8-4471] merging register 'fixed_buffer_1_V_ad_2_reg_107822_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20292]
INFO: [Synth 8-4471] merging register 'fixed_buffer_20_V_a_2_reg_107917_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20293]
INFO: [Synth 8-4471] merging register 'fixed_buffer_21_V_a_2_reg_107922_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20294]
INFO: [Synth 8-4471] merging register 'fixed_buffer_22_V_a_2_reg_107927_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20295]
INFO: [Synth 8-4471] merging register 'fixed_buffer_23_V_a_2_reg_107932_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20296]
INFO: [Synth 8-4471] merging register 'fixed_buffer_24_V_a_2_reg_107937_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20297]
INFO: [Synth 8-4471] merging register 'fixed_buffer_25_V_a_2_reg_107942_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20298]
INFO: [Synth 8-4471] merging register 'fixed_buffer_26_V_a_2_reg_107947_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20299]
INFO: [Synth 8-4471] merging register 'fixed_buffer_27_V_a_2_reg_107952_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20300]
INFO: [Synth 8-4471] merging register 'fixed_buffer_28_V_a_2_reg_107957_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20301]
INFO: [Synth 8-4471] merging register 'fixed_buffer_29_V_a_2_reg_107962_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20302]
INFO: [Synth 8-4471] merging register 'fixed_buffer_2_V_ad_2_reg_107827_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20303]
INFO: [Synth 8-4471] merging register 'fixed_buffer_30_V_a_2_reg_107967_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20304]
INFO: [Synth 8-4471] merging register 'fixed_buffer_31_V_a_2_reg_107972_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20305]
INFO: [Synth 8-4471] merging register 'fixed_buffer_32_V_a_2_reg_107977_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20306]
INFO: [Synth 8-4471] merging register 'fixed_buffer_33_V_a_2_reg_107982_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20307]
INFO: [Synth 8-4471] merging register 'fixed_buffer_34_V_a_2_reg_107987_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20308]
INFO: [Synth 8-4471] merging register 'fixed_buffer_35_V_a_2_reg_107992_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20309]
INFO: [Synth 8-4471] merging register 'fixed_buffer_36_V_a_2_reg_107997_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20310]
INFO: [Synth 8-4471] merging register 'fixed_buffer_37_V_a_2_reg_108002_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20311]
INFO: [Synth 8-4471] merging register 'fixed_buffer_38_V_a_2_reg_108007_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20312]
INFO: [Synth 8-4471] merging register 'fixed_buffer_39_V_a_2_reg_108012_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20313]
INFO: [Synth 8-4471] merging register 'fixed_buffer_3_V_ad_2_reg_107832_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20314]
INFO: [Synth 8-4471] merging register 'fixed_buffer_40_V_a_2_reg_108017_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20315]
INFO: [Synth 8-4471] merging register 'fixed_buffer_41_V_a_2_reg_108022_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20316]
INFO: [Synth 8-4471] merging register 'fixed_buffer_42_V_a_2_reg_108027_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20317]
INFO: [Synth 8-4471] merging register 'fixed_buffer_43_V_a_2_reg_108032_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20318]
INFO: [Synth 8-4471] merging register 'fixed_buffer_44_V_a_2_reg_108037_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20319]
INFO: [Synth 8-4471] merging register 'fixed_buffer_45_V_a_2_reg_108042_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20320]
INFO: [Synth 8-4471] merging register 'fixed_buffer_46_V_a_2_reg_108047_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20321]
INFO: [Synth 8-4471] merging register 'fixed_buffer_47_V_a_2_reg_108052_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20322]
INFO: [Synth 8-4471] merging register 'fixed_buffer_48_V_a_2_reg_108057_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20323]
INFO: [Synth 8-4471] merging register 'fixed_buffer_49_V_a_2_reg_108062_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20324]
INFO: [Synth 8-4471] merging register 'fixed_buffer_4_V_ad_2_reg_107837_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20325]
INFO: [Synth 8-4471] merging register 'fixed_buffer_50_V_a_2_reg_108067_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20326]
INFO: [Synth 8-4471] merging register 'fixed_buffer_51_V_a_2_reg_108072_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20327]
INFO: [Synth 8-4471] merging register 'fixed_buffer_52_V_a_2_reg_108077_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20328]
INFO: [Synth 8-4471] merging register 'fixed_buffer_53_V_a_2_reg_108082_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20329]
INFO: [Synth 8-4471] merging register 'fixed_buffer_54_V_a_2_reg_108087_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20330]
INFO: [Synth 8-4471] merging register 'fixed_buffer_55_V_a_2_reg_108092_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20331]
INFO: [Synth 8-4471] merging register 'fixed_buffer_56_V_a_2_reg_108097_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20332]
INFO: [Synth 8-4471] merging register 'fixed_buffer_57_V_a_2_reg_108102_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20333]
INFO: [Synth 8-4471] merging register 'fixed_buffer_58_V_a_2_reg_108107_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20334]
INFO: [Synth 8-4471] merging register 'fixed_buffer_59_V_a_2_reg_108112_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20335]
INFO: [Synth 8-4471] merging register 'fixed_buffer_5_V_ad_2_reg_107842_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20336]
INFO: [Synth 8-4471] merging register 'fixed_buffer_60_V_a_2_reg_108117_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20337]
INFO: [Synth 8-4471] merging register 'fixed_buffer_61_V_a_2_reg_108122_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20338]
INFO: [Synth 8-4471] merging register 'fixed_buffer_62_V_a_2_reg_108127_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20339]
INFO: [Synth 8-4471] merging register 'fixed_buffer_63_V_a_2_reg_108132_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20340]
INFO: [Synth 8-4471] merging register 'fixed_buffer_6_V_ad_2_reg_107847_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20341]
INFO: [Synth 8-4471] merging register 'fixed_buffer_7_V_ad_2_reg_107852_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20342]
INFO: [Synth 8-4471] merging register 'fixed_buffer_8_V_ad_2_reg_107857_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20343]
INFO: [Synth 8-4471] merging register 'fixed_buffer_9_V_ad_2_reg_107862_reg[4:0]' into 'fixed_buffer_0_V_ad_2_reg_107817_reg[4:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20344]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_0_23_fu_2726_reg[1:0]' into 'old_word_buffer_0_0_14_fu_2102_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:17518]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_0_24_fu_2730_reg[1:0]' into 'old_word_buffer_0_0_15_fu_2106_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:17544]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_0_8_fu_2078_reg[1:0]' into 'old_word_buffer_0_0_17_fu_2702_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20919]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_0_9_fu_2082_reg[1:0]' into 'old_word_buffer_0_0_18_fu_2706_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20920]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_1_10_fu_2118_reg[1:0]' into 'old_word_buffer_0_1_19_fu_2738_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20921]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_1_17_fu_2146_reg[1:0]' into 'old_word_buffer_0_1_26_fu_2766_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20922]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_1_9_fu_2114_reg[1:0]' into 'old_word_buffer_0_1_8_fu_2018_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20933]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_2_10_fu_2158_reg[1:0]' into 'old_word_buffer_0_2_19_fu_2774_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20934]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_2_17_fu_2186_reg[1:0]' into 'old_word_buffer_0_2_26_fu_2802_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20935]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_2_9_fu_2154_reg[1:0]' into 'old_word_buffer_0_2_8_fu_2022_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20946]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_3_10_fu_2198_reg[1:0]' into 'old_word_buffer_0_3_19_fu_2810_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20947]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_3_17_fu_2226_reg[1:0]' into 'old_word_buffer_0_3_26_fu_2838_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20948]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_3_9_fu_2194_reg[1:0]' into 'old_word_buffer_0_3_8_fu_2026_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20959]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_4_10_fu_2238_reg[1:0]' into 'old_word_buffer_0_4_20_fu_2846_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20960]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_4_17_fu_2266_reg[1:0]' into 'old_word_buffer_0_4_26_fu_2870_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20961]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_4_9_fu_2234_reg[1:0]' into 'old_word_buffer_0_4_8_fu_2030_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20972]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_5_10_fu_2278_reg[1:0]' into 'old_word_buffer_0_5_19_fu_2878_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20973]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_5_17_fu_2306_reg[1:0]' into 'old_word_buffer_0_5_26_fu_2906_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20974]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_5_9_fu_2274_reg[1:0]' into 'old_word_buffer_0_5_8_fu_2034_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20985]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_6_10_fu_2318_reg[1:0]' into 'old_word_buffer_0_6_19_fu_2914_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20986]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_6_17_fu_2346_reg[1:0]' into 'old_word_buffer_0_6_26_fu_2942_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20987]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_6_18_fu_2350_reg[1:0]' into 'old_word_buffer_0_6_27_fu_2946_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20988]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_6_9_fu_2314_reg[1:0]' into 'old_word_buffer_0_6_8_fu_2038_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20999]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_7_10_fu_2358_reg[1:0]' into 'old_word_buffer_0_7_18_fu_2950_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21000]
INFO: [Synth 8-4471] merging register 'old_word_buffer_0_7_9_fu_2354_reg[1:0]' into 'old_word_buffer_0_7_8_fu_2042_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21010]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_0_23_fu_3010_reg[1:0]' into 'old_word_buffer_1_0_14_fu_2422_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:17934]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_0_24_fu_3014_reg[1:0]' into 'old_word_buffer_1_0_15_fu_2426_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:17960]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_0_8_fu_2398_reg[1:0]' into 'old_word_buffer_1_0_17_fu_2986_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21022]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_0_9_fu_2402_reg[1:0]' into 'old_word_buffer_1_0_18_fu_2990_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21023]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_1_12_fu_2438_reg[1:0]' into 'old_word_buffer_1_1_19_fu_3022_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21026]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_1_10_fu_2394_reg[1:0]' into 'old_word_buffer_1_1_26_fu_3050_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21024]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_1_8_fu_2046_reg[1:0]' into 'old_word_buffer_1_1_11_fu_2434_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21035]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_2_10_fu_2466_reg[1:0]' into 'old_word_buffer_1_2_19_fu_3058_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21037]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_2_17_fu_2494_reg[1:0]' into 'old_word_buffer_1_2_26_fu_3086_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21038]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_2_9_fu_2074_reg[1:0]' into 'old_word_buffer_1_2_8_fu_2050_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21049]
INFO: [Synth 8-4471] merging register 'old_word_buffer_1_3_10_fu_2506_reg[1:0]' into 'old_word_buffer_1_3_19_fu_3094_reg[1:0]' [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21050]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26332]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39836]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26238]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38934]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39830]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38928]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:36848]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:36920]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26220]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39612]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:36930]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39622]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:36922]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39614]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:36832]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26202]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:40402]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39500]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:40404]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39502]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26312]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26186]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:40290]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39388]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:40292]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39390]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26296]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26168]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:40178]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39276]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:40180]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39278]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26278]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26150]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:40066]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39164]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:40068]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39166]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26240]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38940]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26242]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38954]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26120]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38968]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38942]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26122]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38982]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38956]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38970]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26124]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38996]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38984]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26126]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39010]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38998]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26128]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39024]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39012]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26130]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39038]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39026]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39040]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26258]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39942]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26334]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39842]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26336]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39856]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26248]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39870]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39844]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26250]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39884]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39858]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39872]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26252]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39898]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39886]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26254]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39912]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39900]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:26256]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39926]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39914]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39940]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39928]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39948]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39046]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39852]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39850]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39866]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38950]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38948]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:38964]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39936]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39934]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39922]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39920]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39908]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:39906]
INFO: [Common 17-14] Message 'Synth 8-41' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_reg_99063_reg' and it is trimmed from '15' to '10' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:21147]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter1_r_V_15_reg_99570_reg' and it is trimmed from '9' to '5' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:18902]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_15_reg_99570_reg' and it is trimmed from '9' to '5' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20205]
WARNING: [Synth 8-3936] Found unconnected internal register 'images_per_phase_reg_92359_reg' and it is trimmed from '12' to '10' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:20356]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_126_fu_7333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "first_wrd_fu_8843_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_149_fu_8863_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond1_fu_7715_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond6_fu_7513_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond7_fu_7577_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_fu_7699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp811_fu_8230_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp813_fu_8236_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1095_fu_8330_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1097_fu_8336_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1127_fu_8342_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1129_fu_8348_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1146_fu_8354_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp19_fu_7748_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp18_fu_7742_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp17_fu_7736_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp16_fu_7730_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1248_fu_8448_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1281_fu_8454_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1283_fu_8460_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1285_fu_8466_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1296_fu_8472_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1298_fu_8478_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1399_fu_8565_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1432_fu_8571_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1433_fu_8577_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1435_fu_8583_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1437_fu_8589_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1513_fu_8681_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1542_fu_8687_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1543_fu_8693_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1545_fu_8699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1547_fu_8705_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1549_fu_8711_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp20_fu_7754_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp449_fu_8148_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp451_fu_8154_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp453_fu_8160_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp464_fu_8166_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp585_fu_8172_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp587_fu_8178_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp588_fu_8189_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp601_fu_8195_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp738_fu_8201_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp803_fu_8207_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp805_fu_8213_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp887_fu_8242_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp952_fu_8248_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp954_fu_8254_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp956_fu_8260_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb_3_fu_7183_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb_4_fu_7225_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb_5_fu_7261_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb_6_fu_7289_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lb_7_fu_7315_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rb_0_fu_7127_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_142_fu_88885_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_140_fu_89399_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_141_fu_89404_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_126_fu_7333_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "first_wrd_fu_8843_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_149_fu_8863_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond1_fu_7715_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond6_fu_7513_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond7_fu_7577_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond_fu_7699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp811_fu_8230_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp813_fu_8236_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1095_fu_8330_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1097_fu_8336_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1127_fu_8342_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1129_fu_8348_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1146_fu_8354_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp19_fu_7748_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp18_fu_7742_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp17_fu_7736_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp16_fu_7730_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1248_fu_8448_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1281_fu_8454_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1283_fu_8460_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1285_fu_8466_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1296_fu_8472_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1298_fu_8478_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1399_fu_8565_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1432_fu_8571_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1433_fu_8577_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1435_fu_8583_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1437_fu_8589_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1513_fu_8681_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1542_fu_8687_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1543_fu_8693_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1545_fu_8699_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1547_fu_8705_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1549_fu_8711_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp20_fu_7754_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp449_fu_8148_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp451_fu_8154_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp453_fu_8160_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp464_fu_8166_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp585_fu_8172_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp587_fu_8178_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp588_fu_8189_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp601_fu_8195_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:6419]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9840]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9844]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9832]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9836]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9824]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9828]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9816]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9820]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9806]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9810]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9798]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9802]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9852]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9790]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9782]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9786]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9774]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9778]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9762]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9766]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9860]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:9850]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_7_reg_37219_reg' and it is trimmed from '15' to '6' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:6327]
WARNING: [Synth 8-3936] Found unconnected internal register 'bvh_d_index_reg_37179_reg' and it is trimmed from '7' to '6' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:6071]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter2_tmp_14_reg_36900_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:6044]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter1_tmp_14_reg_36900_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:6030]
WARNING: [Synth 8-3936] Found unconnected internal register 'wt_word_V_reg_36838_reg' and it is trimmed from '64' to '27' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:6351]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_44_fu_36479_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_34163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_34542_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_34175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_34103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_46_fu_34375_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_44_fu_36479_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_34163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_34542_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_34175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_34103_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_46_fu_34375_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_2_reg_4682_reg' and it is trimmed from '37' to '34' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_dense.v:833]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_114_fu_3405_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:592]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_9_reg_1744_reg' and it is trimmed from '20' to '10' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:1071]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_reg_1597_reg' and it is trimmed from '17' to '10' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:1057]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_6_reg_1574_reg' and it is trimmed from '15' to '10' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:1064]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1653_reg' and it is trimmed from '7' to '6' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:1090]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_6_fu_975_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_1011_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "this_assign_1_fu_1062_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_975_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_1011_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "this_assign_1_fu_1062_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:15 ; elapsed = 00:02:28 . Memory (MB): peak = 1744.840 ; gain = 810.398 ; free physical = 126 ; free virtual = 4270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |bin_conv__GB0 |           1|     44816|
|2     |bin_conv__GB1 |           1|      6996|
|3     |bin_conv__GB2 |           1|      9843|
|4     |fp_conv__GB0  |           1|     34631|
|5     |fp_conv__GB1  |           1|      5215|
|6     |top__GC0      |           1|     10059|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     63 Bit       Adders := 2     
	   2 Input     61 Bit       Adders := 2     
	   3 Input     60 Bit       Adders := 2     
	   3 Input     39 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 1     
	   4 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 6     
	   2 Input     22 Bit       Adders := 10    
	   2 Input     21 Bit       Adders := 11    
	   2 Input     20 Bit       Adders := 27    
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 64    
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 70    
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 138   
	   2 Input      5 Bit       Adders := 23    
	   2 Input      4 Bit       Adders := 271   
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 515   
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1208  
+---Registers : 
	               64 Bit    Registers := 34    
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 12    
	               20 Bit    Registers := 516   
	               16 Bit    Registers := 15    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 193   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 19    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 104   
	                4 Bit    Registers := 150   
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 1277  
	                1 Bit    Registers := 618   
+---RAMs : 
	             146K Bit         RAMs := 2     
	              64K Bit         RAMs := 4     
	               4K Bit         RAMs := 1     
	              384 Bit         RAMs := 64    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 62    
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 984   
	   2 Input     16 Bit        Muxes := 22    
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 72    
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 12    
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1783  
	   9 Input      2 Bit        Muxes := 52    
	   7 Input      2 Bit        Muxes := 30    
	   5 Input      2 Bit        Muxes := 18    
	  10 Input      2 Bit        Muxes := 44    
	   8 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 24    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 261   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin_conv_fixed_bucud_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module top_mux_83_2_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module top_mux_83_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
Module bin_conv_fixed_bucud_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module top_mul_15ns_5ns_bfk_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module top_mul_10ns_5ns_bek_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module bin_conv_fixed_bucud_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv_fixed_bucud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module bin_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 64    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 66    
	   3 Input      5 Bit       Adders := 138   
	   2 Input      5 Bit       Adders := 21    
	   2 Input      4 Bit       Adders := 269   
	   2 Input      3 Bit       Adders := 515   
+---XORs : 
	   2 Input      1 Bit         XORs := 1191  
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 64    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 94    
	                4 Bit    Registers := 121   
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 1209  
	                1 Bit    Registers := 476   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 65    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1513  
	   9 Input      2 Bit        Muxes := 52    
	   7 Input      2 Bit        Muxes := 30    
	   5 Input      2 Bit        Muxes := 18    
	  10 Input      2 Bit        Muxes := 44    
	   8 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 87    
	   4 Input      1 Bit        Muxes := 1     
Module top_mux_325_20_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module top_mux_325_20_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module top_mux_325_20_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module top_mux_325_20_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module top_mux_325_20_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module top_mux_325_20_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module top_mux_325_20_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module top_mux_325_20_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module top_mux_325_20_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 31    
Module top_mux_164_64_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module top_mux_164_64_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module fp_conv 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 8     
	   2 Input     21 Bit       Adders := 11    
	   2 Input     20 Bit       Adders := 27    
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               64 Bit    Registers := 16    
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 10    
	               20 Bit    Registers := 515   
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 705   
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 109   
	   3 Input      1 Bit        Muxes := 1     
Module top_kh_mem_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module top_wt_mem_V_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             146K Bit         RAMs := 1     
Module top_wt_mem_V_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             146K Bit         RAMs := 1     
Module top_dmem_V_0_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module top_dmem_V_0_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module top_dmem_V_0_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module top_dmem_V_0_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module bin_dense 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     63 Bit       Adders := 2     
	   2 Input     61 Bit       Adders := 2     
	   3 Input     60 Bit       Adders := 2     
	   3 Input     39 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 22    
	                2 Bit    Registers := 64    
	                1 Bit    Registers := 84    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 5     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module top_mac_muladd_15bgk_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 19    
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_cast_reg_36797_reg' and it is trimmed from '10' to '7' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/fp_conv.v:6198]
INFO: [Synth 8-5546] ROM "tmp_44_fu_36479_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_34175_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_46_fu_34375_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_43_fu_34542_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_34163_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp3_iter1_p_8_reg_625_reg' and it is trimmed from '16' to '11' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top.v:972]
INFO: [Synth 8-5546] ROM "tmp_6_fu_975_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_1011_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "this_assign_1_fu_1062_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_2_2_8_reg_104300_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19320]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_2_2_8_reg_102312_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19260]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_2_2_7_1_reg_104306_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19319]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_2_2_7_1_reg_102318_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19259]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_2_2_6_reg_104313_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19318]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_6_2_6_reg_104773_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19341]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_2_2_6_reg_102325_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19258]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_6_2_6_reg_103108_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19281]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_2_2_5_1_reg_104320_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19317]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_2_2_5_1_reg_102332_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19257]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_2_2_4_reg_104327_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19316]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_6_2_4_reg_104785_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19339]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_2_2_4_reg_102339_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19256]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_6_2_4_reg_103120_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19279]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_2_2_3_1_reg_104334_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19315]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_2_2_3_1_reg_102346_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19255]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_2_2_2_reg_104341_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19314]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_2_2_2_reg_102353_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19254]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_7_2_8_reg_104854_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19351]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_7_2_8_reg_103184_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19290]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_7_2_7_reg_104847_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19350]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_7_2_7_reg_103177_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19289]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_7_2_6_reg_104840_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19349]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_7_2_6_reg_103170_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19288]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_7_2_5_reg_104833_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19348]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_7_2_5_reg_103163_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19287]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_5_2_6_reg_104665_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19335]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_5_2_6_reg_102892_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19275]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_5_2_4_reg_104677_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19333]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_5_2_4_reg_102904_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19273]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_7_2_2_reg_103142_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19284]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_4_2_6_reg_104553_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19329]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_4_2_6_reg_102687_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19269]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_4_2_4_reg_104565_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19327]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_4_2_4_reg_102699_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19267]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_7_2_2_reg_104812_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19345]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_1_2_8_reg_104275_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19308]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_1_2_8_reg_102199_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19250]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_1_2_7_1_reg_104268_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19307]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_1_2_7_1_reg_102205_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19249]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_1_2_6_reg_102212_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19248]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_1_2_3_1_reg_104223_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19303]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_7_2_3_reg_103149_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19285]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_1_2_2_reg_104230_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19302]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_1_2_2_reg_102240_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19244]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_0_2_8_reg_104172_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19296]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_0_2_8_reg_102132_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19241]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_0_2_7_1_reg_104178_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19295]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_0_2_7_1_reg_102138_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19240]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_0_2_6_reg_104185_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19294]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_0_2_6_reg_102145_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19239]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_0_2_5_1_reg_104192_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19293]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_0_2_5_1_reg_102152_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19238]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_7_2_3_reg_104819_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19346]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_0_2_4_reg_104199_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19292]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_0_2_4_reg_102159_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19237]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_0_2_3_1_reg_104206_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19291]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_7_2_4_reg_103156_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19286]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_0_2_3_1_reg_102166_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19236]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_7_2_4_reg_104826_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19347]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_1_2_3_1_reg_102233_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19245]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_1_2_4_reg_102226_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19246]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_1_2_4_reg_104247_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19304]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_0_1_2_5_1_reg_102219_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19247]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_1_2_5_1_reg_104254_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19305]
WARNING: [Synth 8-3936] Found unconnected internal register 'line_buffer_1_1_2_6_reg_104261_reg' and it is trimmed from '2' to '1' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/bin_conv.v:19306]
WARNING: [Synth 8-3936] Found unconnected internal register 'top_mul_10ns_5ns_bek_U15/top_mul_10ns_5ns_bek_MulnS_0_U/buff0_reg' and it is trimmed from '15' to '10' bits. [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/hdl/verilog/top_mul_10ns_5ns_bek.v:23]
INFO: [Synth 8-5546] ROM "first_wrd_fu_8843_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_reg_99063_reg, operation Mode is: (A2*B2)'.
DSP Report: register top_mul_10ns_5ns_bek_U15/top_mul_10ns_5ns_bek_MulnS_0_U/b_reg0_reg is absorbed into DSP r_V_reg_99063_reg.
DSP Report: register top_mul_10ns_5ns_bek_U15/top_mul_10ns_5ns_bek_MulnS_0_U/a_reg0_reg is absorbed into DSP r_V_reg_99063_reg.
DSP Report: register r_V_reg_99063_reg is absorbed into DSP r_V_reg_99063_reg.
DSP Report: register top_mul_10ns_5ns_bek_U15/top_mul_10ns_5ns_bek_MulnS_0_U/buff0_reg is absorbed into DSP r_V_reg_99063_reg.
DSP Report: operator top_mul_10ns_5ns_bek_U15/top_mul_10ns_5ns_bek_MulnS_0_U/tmp_product is absorbed into DSP r_V_reg_99063_reg.
DSP Report: Generating DSP tmp_139_reg_109168_reg, operation Mode is: (A2*B2)'.
DSP Report: register top_mul_15ns_5ns_bfk_U54/top_mul_15ns_5ns_bfk_MulnS_1_U/b_reg0_reg is absorbed into DSP tmp_139_reg_109168_reg.
DSP Report: register top_mul_15ns_5ns_bfk_U54/top_mul_15ns_5ns_bfk_MulnS_1_U/a_reg0_reg is absorbed into DSP tmp_139_reg_109168_reg.
DSP Report: register tmp_139_reg_109168_reg is absorbed into DSP tmp_139_reg_109168_reg.
DSP Report: register top_mul_15ns_5ns_bfk_U54/top_mul_15ns_5ns_bfk_MulnS_1_U/buff0_reg is absorbed into DSP tmp_139_reg_109168_reg.
DSP Report: operator top_mul_15ns_5ns_bfk_U54/top_mul_15ns_5ns_bfk_MulnS_1_U/tmp_product is absorbed into DSP tmp_139_reg_109168_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_34163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_114_fu_3405_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_Val2_1_reg_4677_reg, operation Mode is: (A2*B2)'.
DSP Report: register ki_V_2_reg_4657_reg is absorbed into DSP p_Val2_1_reg_4677_reg.
DSP Report: register A is absorbed into DSP p_Val2_1_reg_4677_reg.
DSP Report: register p_Val2_1_reg_4677_reg is absorbed into DSP p_Val2_1_reg_4677_reg.
DSP Report: register top_mul_mul_20s_1bkb_U1/top_mul_mul_20s_1bkb_DSP48_0_U/p_reg_reg is absorbed into DSP p_Val2_1_reg_4677_reg.
DSP Report: operator top_mul_mul_20s_1bkb_U1/top_mul_mul_20s_1bkb_DSP48_0_U/p_reg0 is absorbed into DSP p_Val2_1_reg_4677_reg.
INFO: [Synth 8-5546] ROM "tmp_9_fu_1011_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "this_assign_1_fu_1062_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_9_reg_1744_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register B is absorbed into DSP r_V_9_reg_1744_reg.
DSP Report: register A is absorbed into DSP r_V_9_reg_1744_reg.
DSP Report: register p_0579_2_reg_613_reg is absorbed into DSP r_V_9_reg_1744_reg.
DSP Report: register r_V_9_reg_1744_reg is absorbed into DSP r_V_9_reg_1744_reg.
DSP Report: register top_mac_muladd_15bgk_U93/top_mac_muladd_15bgk_DSP48_1_U/m_reg_reg is absorbed into DSP r_V_9_reg_1744_reg.
DSP Report: operator top_mac_muladd_15bgk_U93/top_mac_muladd_15bgk_DSP48_1_U/p is absorbed into DSP r_V_9_reg_1744_reg.
DSP Report: operator top_mac_muladd_15bgk_U93/top_mac_muladd_15bgk_DSP48_1_U/m is absorbed into DSP r_V_9_reg_1744_reg.
INFO: [Synth 8-3971] The signal fixed_buffer_0_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_6_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_7_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_16_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_18_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_22_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_23_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_27_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_29_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_30_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_32_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_33_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_39_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_42_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_44_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_45_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_46_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_50_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_51_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_52_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_56_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_58_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_59_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_61_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_63_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_60_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_57_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_54_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_48_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_47_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_43_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_40_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_37_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_31_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_28_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_21_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_19_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_17_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_15_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_14_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_13_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_12_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_11_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_10_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_9_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_4_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_3_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_62_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_55_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_53_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_49_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_41_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_38_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_36_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_35_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_34_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_26_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_25_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_24_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_20_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_8_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_5_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_2_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal fixed_buffer_1_V_U/bin_conv_fixed_bucud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_0_2_8_reg_102132_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_888_reg_103260_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_0_2_8_reg_104172_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1942_reg_104930_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_2_2_8_reg_102312_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1152_reg_103452_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_2_2_8_reg_104300_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2206_reg_105122_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_5_2_6_reg_102892_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1518_reg_103506_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_5_2_6_reg_104665_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2572_reg_105176_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_6_2_4_reg_103120_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1620_reg_103520_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_6_2_4_reg_104785_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2674_reg_105190_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/tmp620_reg_106470_reg[1]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp620_reg_106470_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/tmp1080_reg_107085_reg[1]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp1080_reg_107085_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_5_2_4_reg_102904_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1488_reg_103492_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_5_2_4_reg_104677_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2542_reg_105162_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_4_2_6_reg_102687_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1386_reg_103478_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_4_2_6_reg_104553_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2440_reg_105148_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_4_2_4_reg_102699_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1356_reg_103464_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_4_2_4_reg_104565_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2410_reg_105134_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/p_0296_0_i_0_3_7_reg_102436_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/p_0296_0_i_1_3_7_reg_104424_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/p_0296_0_i_1_3_7_reg_104424_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_3_2_1_reg_104360_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_2_2_7_1_reg_102318_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1137_reg_103438_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_2_2_7_1_reg_104306_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2191_reg_105108_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_2_2_6_reg_102325_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1122_reg_103424_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_2_2_6_reg_104313_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2176_reg_105094_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_2_2_2_reg_102353_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1062_reg_103368_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_2_2_1_reg_102257_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_3_2_1_reg_104360_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_2_2_2_reg_104341_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2116_reg_105038_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_2_2_1_reg_104281_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_3_2_1_reg_104360_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_6_2_6_reg_103108_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1650_reg_103534_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_6_2_6_reg_104773_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2704_reg_105204_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_1_2_1_reg_102173_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_3_2_1_reg_104360_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_1_2_1_reg_104213_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_3_2_1_reg_104360_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_0_2_7_1_reg_102138_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_873_reg_103246_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_0_2_7_1_reg_104178_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1927_reg_104916_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_0_2_6_reg_102145_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_858_reg_103232_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_0_2_6_reg_104185_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1912_reg_104902_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_0_2_5_1_reg_102152_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_843_reg_103218_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_0_2_5_1_reg_104192_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1897_reg_104888_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_7_2_3_reg_103149_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1737_reg_103562_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_7_2_2_reg_103142_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1722_reg_103548_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_7_2_3_reg_104819_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2791_reg_105232_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_7_2_2_reg_104812_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2776_reg_105218_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_7_2_4_reg_103156_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1752_reg_103576_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_7_2_5_reg_103163_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1767_reg_103590_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_7_2_4_reg_104826_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2806_reg_105246_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_7_2_5_reg_104833_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2821_reg_105260_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/tmp_311_reg_96749_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_294_reg_96467_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_3_2_1_reg_104360_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_3_2_1_reg_102372_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_2_2_3_1_reg_104334_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2131_reg_105052_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_2_2_5_1_reg_104320_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2161_reg_105080_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_2_2_4_reg_104327_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2146_reg_105066_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_2_2_5_1_reg_102332_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1107_reg_103410_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_2_2_4_reg_102339_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1092_reg_103396_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_2_2_3_1_reg_102346_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1077_reg_103382_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_1_2_8_reg_104275_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2074_reg_105026_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_1_2_8_reg_102199_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1020_reg_103356_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_1_2_7_1_reg_104268_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2059_reg_105012_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_1_2_7_1_reg_102205_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1005_reg_103342_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_1_2_6_reg_102212_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_990_reg_103328_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_1_2_3_1_reg_104223_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1999_reg_104956_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_1_2_2_reg_104230_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1984_reg_104942_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_1_2_2_reg_102240_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_930_reg_103272_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_0_2_4_reg_104199_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1882_reg_104874_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_0_2_4_reg_102159_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_828_reg_103204_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_0_2_3_1_reg_104206_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1867_reg_104860_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_0_2_3_1_reg_102166_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_813_reg_103190_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_bin_conv_fu_637i_0/\word_buffer_0_0_3_reg_99605_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_7_2_6_reg_103170_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1782_reg_103604_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_7_2_8_reg_103184_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1812_reg_103632_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_0_7_2_7_reg_103177_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_1797_reg_103618_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_7_2_6_reg_104840_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2836_reg_105274_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_7_2_8_reg_104854_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2866_reg_105302_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_0/line_buffer_1_7_2_7_reg_104847_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_0/tmp_2851_reg_105288_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_1/line_buffer_0_1_2_4_reg_102226_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_1/tmp_960_reg_103300_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_1/line_buffer_1_1_2_4_reg_104247_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_1/tmp_2014_reg_104970_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_1/line_buffer_0_1_2_5_1_reg_102219_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_1/tmp_975_reg_103314_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_1/line_buffer_1_1_2_5_1_reg_104254_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_1/tmp_2029_reg_104984_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_1/line_buffer_1_1_2_6_reg_104261_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_1/tmp_2044_reg_104998_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_1/line_buffer_0_1_2_3_1_reg_102233_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_1/tmp_945_reg_103286_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\tmp_134_cast1_reg_92343_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\tmp_134_cast1_reg_92343_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/images_per_phase_reg_92359_reg[8]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/words_per_image_V_reg_92328_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_144_cast_reg_96452_reg[1]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[1]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[2]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[3]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[4]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/images_per_phase_reg_92359_reg[6]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/words_per_image_V_reg_92328_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/images_per_phase_reg_92359_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/words_per_image_V_reg_92328_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/images_per_phase_reg_92359_reg[2]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/words_per_image_V_reg_92328_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/images_per_phase_reg_92359_reg[4]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/words_per_image_V_reg_92328_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\tmp_144_cast_reg_96452_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\tmp_144_cast_reg_96452_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\tmp_144_cast_reg_96452_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\tmp_144_cast_reg_96452_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/words_per_image_V_reg_92328_reg[3]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/words_per_image_V_reg_92328_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\words_per_image_V_reg_92328_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[0]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[2]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[4]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\log_slice_V_reg_92308_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[5]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_233_reg_96895_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[6]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/tmp_144_cast_reg_96452_reg[3]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/tmp_292_reg_96462_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_bin_conv_fu_637i_2/i_V_5_cast_reg_99057_reg[1]' (FDE) to 'inst/grp_bin_conv_fu_637i_2/i_V_5_cast_reg_99057_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\i_V_5_cast_reg_99057_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\tmp_292_reg_96462_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/grp_fp_conv_fu_667i_3/tmp_65_reg_36923_reg[4]' (FDE) to 'inst/grp_fp_conv_fu_667i_3/p_4_mid2_reg_36883_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fp_conv_fu_667i_3/tmp_65_reg_36923_reg[0]' (FDE) to 'inst/grp_fp_conv_fu_667i_3/p_4_mid2_reg_36883_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fp_conv_fu_667i_3/tmp_65_reg_36923_reg[1]' (FDE) to 'inst/grp_fp_conv_fu_667i_3/p_4_mid2_reg_36883_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fp_conv_fu_667i_3/tmp_65_reg_36923_reg[2]' (FDE) to 'inst/grp_fp_conv_fu_667i_3/p_4_mid2_reg_36883_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fp_conv_fu_667i_3/tmp_65_reg_36923_reg[3]' (FDE) to 'inst/grp_fp_conv_fu_667i_3/p_4_mid2_reg_36883_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\tmp_3_reg_36787_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\r_V_7_reg_37219_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\r_V_7_reg_37219_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\r_V_7_reg_37219_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\r_V_7_reg_37219_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\kh_index_V_cast_reg_36782_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\kh_index_V_cast_reg_36782_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\kh_index_V_cast_reg_36782_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\kh_index_V_cast_reg_36782_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\kh_index_V_cast_reg_36782_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\kh_index_V_cast_reg_36782_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_3/\kh_index_V_cast_reg_36782_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fp_conv_fu_667i_4/\tmp_cast_reg_36797_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/grp_bin_dense_fu_691/\tmp_115_reg_4616_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/\tmp_cast1_reg_1536_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/\tmp_cast1_reg_1536_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/\words_per_image_V_reg_1541_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/\tmp_4_cast_reg_1551_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/grp_bin_dense_fu_691/\lhs_V_reg_3648_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/grp_bin_dense_fu_691/i_3/\p_5_reg_518_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/grp_bin_dense_fu_691/i_3/\p_5_reg_518_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/grp_bin_dense_fu_691/i_3/\p_5_reg_518_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/grp_bin_dense_fu_691/i_3/\p_5_reg_518_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/grp_bin_dense_fu_691/i_3/\p_5_reg_518_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/grp_bin_dense_fu_691/i_3/\p_5_reg_518_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/grp_bin_dense_fu_691/i_3/\p_5_reg_518_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_5/\rhs_V_1_cast_reg_1689_reg[3] )
WARNING: [Synth 8-3332] Sequential element (p_5_reg_518_reg[0]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_518_reg[1]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_518_reg[2]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_518_reg[3]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_518_reg[4]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_518_reg[5]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_5_reg_518_reg[6]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_3668_reg[21]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_3668_reg[20]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_3668_reg[19]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_494_reg[21]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_494_reg[20]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_494_reg[19]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (lhs_V_reg_3648_reg[16]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_279_reg_4595_reg[3]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_279_reg_4595_reg[2]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_279_reg_4595_reg[1]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_279_reg_4595_reg[0]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_199_reg_4530_reg[3]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_199_reg_4530_reg[2]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_199_reg_4530_reg[1]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_199_reg_4530_reg[0]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[47]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[46]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[45]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[44]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[43]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[42]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[41]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[40]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[39]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[38]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[37]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[36]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[35]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[34]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[33]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[32]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[15]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[14]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[13]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[12]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[11]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[10]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[9]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[8]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[7]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[6]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[5]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[4]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[3]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[2]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[1]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (kh_word_V_2_reg_4651_reg[0]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[19]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[18]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[17]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[16]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[15]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[14]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[13]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[12]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[11]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[10]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[9]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[8]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[7]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[6]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[5]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[4]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[3]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[2]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[1]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (p_Val2_2_reg_4682_reg[0]) is unused and will be removed from module bin_dense.
WARNING: [Synth 8-3332] Sequential element (tmp_115_reg_4616_reg[5]) is unused and will be removed from module bin_dense.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/i_99/\p_8_reg_6185_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_bin_conv_fu_637i_0/\sel_tmp140_reg_97461_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_0/\sel_tmp20_reg_97260_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_0/\sel_tmp157_reg_101075_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_0/\sel_tmp595_reg_102819_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\images_per_phase_reg_92359_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\pool_width_V_reg_109148_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_bin_conv_fu_637i_2/\tmp_292_reg_96462_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:08 ; elapsed = 00:05:24 . Memory (MB): peak = 2037.621 ; gain = 1103.180 ; free physical = 606 ; free virtual = 4807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|bin_conv_fixed_bucud_ram | ram_reg    | 32 x 12(WRITE_FIRST)   | W | R | 32 x 12(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top_kh_mem_V_ram         | ram_reg    | 64 x 64(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|top_wt_mem_V_0_ram       | ram_reg    | 4 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 7      | 
|top_wt_mem_V_0_ram       | ram_reg    | 4 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 7      | 
|top_dmem_V_0_0_ram       | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|top_dmem_V_0_0_ram       | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|top_dmem_V_0_0_ram       | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|top_dmem_V_0_0_ram       | ram_reg    | 1 K x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_mul_10ns_5ns_bek_MulnS_0 | (A2*B2)'       | 10     | 5      | -      | -      | 10     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_mul_15ns_5ns_bfk_MulnS_1 | (A2*B2)'       | 15     | 5      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|bin_dense                    | (A2*B2)'       | 20     | 16     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top                          | (C'+(A2*B2)')' | 16     | 6      | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+-----------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |bin_conv__GB0 |           1|     30572|
|2     |bin_conv__GB1 |           1|      5224|
|3     |bin_conv__GB2 |           1|      6688|
|4     |fp_conv__GB0  |           1|     48415|
|5     |fp_conv__GB1  |           1|      3154|
|6     |top__GC0      |           1|      6262|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:28 ; elapsed = 00:05:44 . Memory (MB): peak = 2037.625 ; gain = 1103.184 ; free physical = 581 ; free virtual = 4800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:55 ; elapsed = 00:06:12 . Memory (MB): peak = 2037.629 ; gain = 1103.188 ; free physical = 570 ; free virtual = 4800
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |bin_conv__GB0 |           1|     30566|
|2     |bin_conv__GB1 |           1|      5224|
|3     |bin_conv__GB2 |           1|      6688|
|4     |fp_conv__GB0  |           1|     48415|
|5     |fp_conv__GB1  |           1|      3154|
|6     |top__GC0      |           1|      6262|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_1_0_25_fu_3018_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_0_0_25_fu_2734_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_1_0_22_fu_3006_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_0_0_22_fu_2722_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_1_0_21_fu_3002_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_0_0_21_fu_2718_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_1_0_20_fu_2998_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_0_0_20_fu_2714_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_1_0_19_fu_2994_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/old_word_buffer_0_0_19_fu_2710_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_0_7_8_1_reg_100422_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_0_7_7_1_reg_100429_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_1_7_8_1_reg_99807_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_1_7_7_1_reg_99814_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_1_7_6_1_reg_99821_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_0_7_6_1_reg_100436_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_0_7_2_1_reg_100464_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_0_7_5_1_reg_100443_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_1_7_5_1_reg_99828_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_0_6_7_1_reg_100471_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_1_6_7_1_reg_99856_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_1_5_7_1_reg_99908_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_1_4_7_1_reg_99970_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_1_3_7_1_reg_100042_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (grp_bin_conv_fu_637/ap_pipeline_reg_pp0_iter2_word_buffer_1_2_7_1_reg_100128_reg[0]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_bin_conv_fu_637/tmp_198_reg_103669_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_bin_conv_fu_637/sel_tmp1280_reg_104082_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_bin_conv_fu_637/old_word_buffer_1_7_51_reg_101495_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_bin_conv_fu_637/old_word_buffer_1_7_7_fu_1938_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_bin_conv_fu_637/tmp1080_reg_107085_reg[0] )
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_0_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_0_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_6_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_6_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_7_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_7_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_16_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_16_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_18_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_18_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_22_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_22_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_23_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_23_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_27_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_27_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_29_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_29_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_30_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_30_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_32_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_32_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_33_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_33_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_39_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_39_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_42_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_42_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_44_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_44_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_45_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_45_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_46_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_46_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_50_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_50_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_51_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_51_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_52_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_52_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_56_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_56_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_58_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_58_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_59_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_59_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_61_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_61_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_63_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_63_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_60_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_60_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_57_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_57_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_54_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_54_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_48_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_48_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_47_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_47_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_43_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_43_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_40_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_40_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_37_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_37_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_31_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_31_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_28_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_28_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_21_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_21_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_19_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_19_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_17_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_17_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_15_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_15_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_14_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_14_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_13_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_13_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_12_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_12_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_11_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_11_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_10_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_10_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_9_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_9_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_4_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_4_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_3_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_3_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_62_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_62_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_55_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_55_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_53_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_bin_conv_fu_637/fixed_buffer_53_V_U/bin_conv_fixed_bucud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:44 ; elapsed = 00:07:01 . Memory (MB): peak = 2259.277 ; gain = 1324.836 ; free physical = 345 ; free virtual = 4575
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:49 ; elapsed = 00:07:07 . Memory (MB): peak = 2259.281 ; gain = 1324.840 ; free physical = 345 ; free virtual = 4576
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:50 ; elapsed = 00:07:08 . Memory (MB): peak = 2259.281 ; gain = 1324.840 ; free physical = 345 ; free virtual = 4576
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:58 ; elapsed = 00:07:16 . Memory (MB): peak = 2259.281 ; gain = 1324.840 ; free physical = 342 ; free virtual = 4573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:59 ; elapsed = 00:07:16 . Memory (MB): peak = 2259.281 ; gain = 1324.840 ; free physical = 343 ; free virtual = 4574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:12 ; elapsed = 00:07:30 . Memory (MB): peak = 2259.281 ; gain = 1324.840 ; free physical = 344 ; free virtual = 4575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:12 ; elapsed = 00:07:30 . Memory (MB): peak = 2259.281 ; gain = 1324.840 ; free physical = 343 ; free virtual = 4575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | grp_fp_conv_fu_667/ap_pipeline_reg_pp0_iter5_tmp_40_mid2_reg_36895_reg[3] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top         | grp_bin_dense_fu_691/ap_enable_reg_pp0_iter5_reg                          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   985|
|2     |DSP48E1    |     4|
|3     |LUT1       |   488|
|4     |LUT2       |  1858|
|5     |LUT3       |  4552|
|6     |LUT4       |  2836|
|7     |LUT5       |  5971|
|8     |LUT6       |  8177|
|9     |MUXF7      |  1682|
|10    |MUXF8      |   493|
|11    |RAMB18E1   |    64|
|12    |RAMB18E1_1 |     2|
|13    |RAMB18E1_2 |     2|
|14    |RAMB36E1   |    14|
|15    |RAMB36E1_1 |     8|
|16    |SRL16E     |     5|
|17    |FDRE       | 17791|
|18    |FDSE       |    22|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------+------+
|      |Instance                               |Module                       |Cells |
+------+---------------------------------------+-----------------------------+------+
|1     |top                                    |                             | 44954|
|2     |  inst                                 |top                          | 44954|
|3     |    dmem_V_0_0_U                       |top_dmem_V_0_0               |    91|
|4     |      top_dmem_V_0_0_ram_U             |top_dmem_V_0_0_ram_141       |    91|
|5     |    dmem_V_0_1_U                       |top_dmem_V_0_0_0             |    29|
|6     |      top_dmem_V_0_0_ram_U             |top_dmem_V_0_0_ram_140       |    29|
|7     |    dmem_V_1_0_U                       |top_dmem_V_0_0_1             |    45|
|8     |      top_dmem_V_0_0_ram_U             |top_dmem_V_0_0_ram_139       |    45|
|9     |    dmem_V_1_1_U                       |top_dmem_V_0_0_2             |   173|
|10    |      top_dmem_V_0_0_ram_U             |top_dmem_V_0_0_ram           |   173|
|11    |    grp_bin_conv_fu_637                |bin_conv                     | 16000|
|12    |      fixed_buffer_0_V_U               |bin_conv_fixed_bucud         |    77|
|13    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_138 |    77|
|14    |      fixed_buffer_10_V_U              |bin_conv_fixed_bucud_13      |    75|
|15    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_137 |    75|
|16    |      fixed_buffer_11_V_U              |bin_conv_fixed_bucud_14      |    78|
|17    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_136 |    78|
|18    |      fixed_buffer_12_V_U              |bin_conv_fixed_bucud_15      |    83|
|19    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_135 |    83|
|20    |      fixed_buffer_13_V_U              |bin_conv_fixed_bucud_16      |    81|
|21    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_134 |    81|
|22    |      fixed_buffer_14_V_U              |bin_conv_fixed_bucud_17      |    78|
|23    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_133 |    78|
|24    |      fixed_buffer_15_V_U              |bin_conv_fixed_bucud_18      |    81|
|25    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_132 |    81|
|26    |      fixed_buffer_16_V_U              |bin_conv_fixed_bucud_19      |    77|
|27    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_131 |    77|
|28    |      fixed_buffer_17_V_U              |bin_conv_fixed_bucud_20      |    78|
|29    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_130 |    78|
|30    |      fixed_buffer_18_V_U              |bin_conv_fixed_bucud_21      |    78|
|31    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_129 |    78|
|32    |      fixed_buffer_19_V_U              |bin_conv_fixed_bucud_22      |    78|
|33    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_128 |    78|
|34    |      fixed_buffer_1_V_U               |bin_conv_fixed_bucud_23      |    77|
|35    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_127 |    77|
|36    |      fixed_buffer_20_V_U              |bin_conv_fixed_bucud_24      |    83|
|37    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_126 |    83|
|38    |      fixed_buffer_21_V_U              |bin_conv_fixed_bucud_25      |    75|
|39    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_125 |    75|
|40    |      fixed_buffer_22_V_U              |bin_conv_fixed_bucud_26      |    82|
|41    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_124 |    82|
|42    |      fixed_buffer_23_V_U              |bin_conv_fixed_bucud_27      |    77|
|43    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_123 |    77|
|44    |      fixed_buffer_24_V_U              |bin_conv_fixed_bucud_28      |    79|
|45    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_122 |    79|
|46    |      fixed_buffer_25_V_U              |bin_conv_fixed_bucud_29      |    83|
|47    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_121 |    83|
|48    |      fixed_buffer_26_V_U              |bin_conv_fixed_bucud_30      |    76|
|49    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_120 |    76|
|50    |      fixed_buffer_27_V_U              |bin_conv_fixed_bucud_31      |    79|
|51    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_119 |    79|
|52    |      fixed_buffer_28_V_U              |bin_conv_fixed_bucud_32      |    83|
|53    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_118 |    83|
|54    |      fixed_buffer_29_V_U              |bin_conv_fixed_bucud_33      |    80|
|55    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_117 |    80|
|56    |      fixed_buffer_2_V_U               |bin_conv_fixed_bucud_34      |    92|
|57    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_116 |    92|
|58    |      fixed_buffer_30_V_U              |bin_conv_fixed_bucud_35      |    80|
|59    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_115 |    80|
|60    |      fixed_buffer_31_V_U              |bin_conv_fixed_bucud_36      |    78|
|61    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_114 |    78|
|62    |      fixed_buffer_32_V_U              |bin_conv_fixed_bucud_37      |    77|
|63    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_113 |    77|
|64    |      fixed_buffer_33_V_U              |bin_conv_fixed_bucud_38      |    75|
|65    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_112 |    75|
|66    |      fixed_buffer_34_V_U              |bin_conv_fixed_bucud_39      |    79|
|67    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_111 |    79|
|68    |      fixed_buffer_35_V_U              |bin_conv_fixed_bucud_40      |    75|
|69    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_110 |    75|
|70    |      fixed_buffer_36_V_U              |bin_conv_fixed_bucud_41      |    80|
|71    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_109 |    80|
|72    |      fixed_buffer_37_V_U              |bin_conv_fixed_bucud_42      |    76|
|73    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_108 |    76|
|74    |      fixed_buffer_38_V_U              |bin_conv_fixed_bucud_43      |   114|
|75    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_107 |   114|
|76    |      fixed_buffer_39_V_U              |bin_conv_fixed_bucud_44      |    74|
|77    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_106 |    74|
|78    |      fixed_buffer_3_V_U               |bin_conv_fixed_bucud_45      |    77|
|79    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_105 |    77|
|80    |      fixed_buffer_40_V_U              |bin_conv_fixed_bucud_46      |    77|
|81    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_104 |    77|
|82    |      fixed_buffer_41_V_U              |bin_conv_fixed_bucud_47      |    79|
|83    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_103 |    79|
|84    |      fixed_buffer_42_V_U              |bin_conv_fixed_bucud_48      |    77|
|85    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_102 |    77|
|86    |      fixed_buffer_43_V_U              |bin_conv_fixed_bucud_49      |    80|
|87    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_101 |    80|
|88    |      fixed_buffer_44_V_U              |bin_conv_fixed_bucud_50      |    81|
|89    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_100 |    81|
|90    |      fixed_buffer_45_V_U              |bin_conv_fixed_bucud_51      |    77|
|91    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_99  |    77|
|92    |      fixed_buffer_46_V_U              |bin_conv_fixed_bucud_52      |    88|
|93    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_98  |    88|
|94    |      fixed_buffer_47_V_U              |bin_conv_fixed_bucud_53      |    75|
|95    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_97  |    75|
|96    |      fixed_buffer_48_V_U              |bin_conv_fixed_bucud_54      |    77|
|97    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_96  |    77|
|98    |      fixed_buffer_49_V_U              |bin_conv_fixed_bucud_55      |    76|
|99    |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_95  |    76|
|100   |      fixed_buffer_4_V_U               |bin_conv_fixed_bucud_56      |    77|
|101   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_94  |    77|
|102   |      fixed_buffer_50_V_U              |bin_conv_fixed_bucud_57      |    80|
|103   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_93  |    80|
|104   |      fixed_buffer_51_V_U              |bin_conv_fixed_bucud_58      |    78|
|105   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_92  |    78|
|106   |      fixed_buffer_52_V_U              |bin_conv_fixed_bucud_59      |    80|
|107   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_91  |    80|
|108   |      fixed_buffer_53_V_U              |bin_conv_fixed_bucud_60      |    76|
|109   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_90  |    76|
|110   |      fixed_buffer_54_V_U              |bin_conv_fixed_bucud_61      |    82|
|111   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_89  |    82|
|112   |      fixed_buffer_55_V_U              |bin_conv_fixed_bucud_62      |    76|
|113   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_88  |    76|
|114   |      fixed_buffer_56_V_U              |bin_conv_fixed_bucud_63      |    81|
|115   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_87  |    81|
|116   |      fixed_buffer_57_V_U              |bin_conv_fixed_bucud_64      |    79|
|117   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_86  |    79|
|118   |      fixed_buffer_58_V_U              |bin_conv_fixed_bucud_65      |    78|
|119   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_85  |    78|
|120   |      fixed_buffer_59_V_U              |bin_conv_fixed_bucud_66      |    77|
|121   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_84  |    77|
|122   |      fixed_buffer_5_V_U               |bin_conv_fixed_bucud_67      |    79|
|123   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_83  |    79|
|124   |      fixed_buffer_60_V_U              |bin_conv_fixed_bucud_68      |    85|
|125   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_82  |    85|
|126   |      fixed_buffer_61_V_U              |bin_conv_fixed_bucud_69      |    79|
|127   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_81  |    79|
|128   |      fixed_buffer_62_V_U              |bin_conv_fixed_bucud_70      |    83|
|129   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_80  |    83|
|130   |      fixed_buffer_63_V_U              |bin_conv_fixed_bucud_71      |    78|
|131   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_79  |    78|
|132   |      fixed_buffer_6_V_U               |bin_conv_fixed_bucud_72      |    77|
|133   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_78  |    77|
|134   |      fixed_buffer_7_V_U               |bin_conv_fixed_bucud_73      |    81|
|135   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_77  |    81|
|136   |      fixed_buffer_8_V_U               |bin_conv_fixed_bucud_74      |    79|
|137   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram_76  |    79|
|138   |      fixed_buffer_9_V_U               |bin_conv_fixed_bucud_75      |    77|
|139   |        bin_conv_fixed_bucud_ram_U     |bin_conv_fixed_bucud_ram     |    77|
|140   |      top_mul_10ns_5ns_bek_U15         |top_mul_10ns_5ns_bek         |     3|
|141   |        top_mul_10ns_5ns_bek_MulnS_0_U |top_mul_10ns_5ns_bek_MulnS_0 |     3|
|142   |      top_mul_15ns_5ns_bfk_U54         |top_mul_15ns_5ns_bfk         |     2|
|143   |        top_mul_15ns_5ns_bfk_MulnS_1_U |top_mul_15ns_5ns_bfk_MulnS_1 |     2|
|144   |    grp_bin_dense_fu_691               |bin_dense                    |  2036|
|145   |    grp_fp_conv_fu_667                 |fp_conv                      | 25172|
|146   |      top_mux_325_20_1_U70             |top_mux_325_20_1             |   540|
|147   |      top_mux_325_20_1_U71             |top_mux_325_20_1_5           |   220|
|148   |      top_mux_325_20_1_U72             |top_mux_325_20_1_6           |   260|
|149   |      top_mux_325_20_1_U73             |top_mux_325_20_1_7           |   540|
|150   |      top_mux_325_20_1_U74             |top_mux_325_20_1_8           |   220|
|151   |      top_mux_325_20_1_U75             |top_mux_325_20_1_9           |   260|
|152   |      top_mux_325_20_1_U76             |top_mux_325_20_1_10          |   540|
|153   |      top_mux_325_20_1_U77             |top_mux_325_20_1_11          |   220|
|154   |      top_mux_325_20_1_U78             |top_mux_325_20_1_12          |   260|
|155   |    kh_mem_V_U                         |top_kh_mem_V                 |   105|
|156   |      top_kh_mem_V_ram_U               |top_kh_mem_V_ram             |   105|
|157   |    wt_mem_V_0_U                       |top_wt_mem_V_0               |    73|
|158   |      top_wt_mem_V_0_ram_U             |top_wt_mem_V_0_ram_4         |    73|
|159   |    wt_mem_V_1_U                       |top_wt_mem_V_0_3             |   101|
|160   |      top_wt_mem_V_0_ram_U             |top_wt_mem_V_0_ram           |   101|
+------+---------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:12 ; elapsed = 00:07:30 . Memory (MB): peak = 2259.281 ; gain = 1324.840 ; free physical = 343 ; free virtual = 4575
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 374 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:45 ; elapsed = 00:07:06 . Memory (MB): peak = 2263.188 ; gain = 911.590 ; free physical = 1988 ; free virtual = 6233
Synthesis Optimization Complete : Time (s): cpu = 00:07:13 ; elapsed = 00:07:35 . Memory (MB): peak = 2263.188 ; gain = 1328.746 ; free physical = 1988 ; free virtual = 6233
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1079 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/constraints/top_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/constraints/top_ooc.xdc:6]
Finished Parsing XDC File [/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/constraints/top_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
762 Infos, 311 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:23 ; elapsed = 00:07:45 . Memory (MB): peak = 2267.285 ; gain = 1244.340 ; free physical = 1981 ; free virtual = 6242
INFO: [Common 17-1381] The checkpoint '/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.runs/bnn_accelerator_synth_1/bnn_accelerator.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2291.297 ; gain = 24.012 ; free physical = 1971 ; free virtual = 6242
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.srcs/sources_1/ip/bnn_accelerator/bnn_accelerator.xci
INFO: [Coretcl 2-1174] Renamed 159 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/yuzou/bnn-fpga-k7/VerilogPrj/VerilogPrj.runs/bnn_accelerator_synth_1/bnn_accelerator.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2291.297 ; gain = 0.000 ; free physical = 1916 ; free virtual = 6236
report_utilization: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2291.297 ; gain = 0.000 ; free physical = 1915 ; free virtual = 6234
INFO: [Common 17-206] Exiting Vivado at Mon Oct 23 20:40:04 2017...
