{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3083, "design__instance__area": 68141.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.11777359247207642, "power__switching__total": 0.08490385860204697, "power__leakage__total": 6.886552341711649e-07, "power__total": 0.2026781439781189, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5208219558599738, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.522290225851566, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5874852992589594, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.53985906162393, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.587485, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.539859, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7379500552835571, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7394247645688743, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.7514296064736662, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.5757895434529647, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -405.1170891194921, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.5757895434529647, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.313468, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.575789, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 149, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4239946014293678, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4254628159098073, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2662538043180793, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.753105155109818, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.266254, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.197737, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.42253315930957003, "clock__skew__worst_setup": 0.42379198572164334, "timing__hold__ws": 0.2639640802873346, "timing__setup__ws": -3.958658402018208, "timing__hold__tns": 0, "timing__setup__tns": -452.29658809581093, "timing__hold__wns": 0, "timing__setup__wns": -3.958658402018208, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263964, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 449, "timing__setup_r2r__ws": -3.958658, "timing__setup_r2r_vio__count": 446, "design__die__bbox": "0.0 0.0 322.16 340.08", "design__core__bbox": "6.72 15.68 315.28 321.44", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 106, "design__die__area": 109560, "design__core__area": 94345.3, "design__instance__count__stdcell": 3083, "design__instance__area__stdcell": 68141.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.722253, "design__instance__utilization__stdcell": 0.722253, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 18257818, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 93134.6, "design__violations": 0, "design__instance__count__setup_buffer": 39, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2331, "route__net__special": 2, "route__drc_errors__iter:1": 1075, "route__wirelength__iter:1": 104887, "route__drc_errors__iter:2": 208, "route__wirelength__iter:2": 103840, "route__drc_errors__iter:3": 188, "route__wirelength__iter:3": 103472, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 103242, "route__drc_errors": 0, "route__wirelength": 103242, "route__vias": 15902, "route__vias__singlecut": 15902, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 714.2, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 55, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 55, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 55, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5184522957691953, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5197108446255045, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5840663673579323, "timing__setup__ws__corner:min_tt_025C_5v00": 2.720307611722579, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.584066, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.720308, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 55, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7335393611265834, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7348037941650895, "timing__hold__ws__corner:min_ss_125C_4v50": 0.7549063809959122, "timing__setup__ws__corner:min_ss_125C_4v50": -3.2563819229485214, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -366.39469739704873, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.2563819229485214, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.30773, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 149, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.256382, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 55, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.42253315930957003, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.42379198572164334, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2639640802873346, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.82327480496434, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.263964, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.340498, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 55, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5237135318093894, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5254268280294462, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5916246549010408, "timing__setup__ws__corner:max_tt_025C_5v00": 2.28062375439912, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.591625, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.280624, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 55, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7432686898557476, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7449893135479743, "timing__hold__ws__corner:max_ss_125C_4v50": 0.7444460814066615, "timing__setup__ws__corner:max_ss_125C_4v50": -3.958658402018208, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -452.29658809581093, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.958658402018208, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.320417, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 150, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.958658, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 149, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 55, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4257913309120849, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.42750412753176653, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26901914790602494, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.6676361874540575, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.269019, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.030258, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 55, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 55, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99243, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99754, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00756563, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00655118, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00227159, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00655118, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00246, "ir__drop__worst": 0.00757, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}