ARM GAS  /tmp/ccOkk4m8.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32wlxx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "src/system/stm32wlxx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB844:
   1:src/system/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:src/system/stm32wlxx_hal_msp.c **** /**
   3:src/system/stm32wlxx_hal_msp.c ****   ******************************************************************************
   4:src/system/stm32wlxx_hal_msp.c ****   * @file         stm32wlxx_hal_msp.c
   5:src/system/stm32wlxx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:src/system/stm32wlxx_hal_msp.c ****   *               and de-Initialization codes.
   7:src/system/stm32wlxx_hal_msp.c ****   ******************************************************************************
   8:src/system/stm32wlxx_hal_msp.c ****   * @attention
   9:src/system/stm32wlxx_hal_msp.c ****   *
  10:src/system/stm32wlxx_hal_msp.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:src/system/stm32wlxx_hal_msp.c ****   * All rights reserved.
  12:src/system/stm32wlxx_hal_msp.c ****   *
  13:src/system/stm32wlxx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:src/system/stm32wlxx_hal_msp.c ****   * in the root directory of this software component.
  15:src/system/stm32wlxx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:src/system/stm32wlxx_hal_msp.c ****   *
  17:src/system/stm32wlxx_hal_msp.c ****   ******************************************************************************
  18:src/system/stm32wlxx_hal_msp.c ****   */
  19:src/system/stm32wlxx_hal_msp.c **** /* USER CODE END Header */
  20:src/system/stm32wlxx_hal_msp.c **** 
  21:src/system/stm32wlxx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:src/system/stm32wlxx_hal_msp.c **** #include "init.h"
  23:src/system/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:src/system/stm32wlxx_hal_msp.c **** 
  25:src/system/stm32wlxx_hal_msp.c **** /* USER CODE END Includes */
  26:src/system/stm32wlxx_hal_msp.c **** 
  27:src/system/stm32wlxx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:src/system/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:src/system/stm32wlxx_hal_msp.c **** 
  30:src/system/stm32wlxx_hal_msp.c **** /* USER CODE END TD */
  31:src/system/stm32wlxx_hal_msp.c **** 
  32:src/system/stm32wlxx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccOkk4m8.s 			page 2


  33:src/system/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:src/system/stm32wlxx_hal_msp.c **** 
  35:src/system/stm32wlxx_hal_msp.c **** /* USER CODE END Define */
  36:src/system/stm32wlxx_hal_msp.c **** 
  37:src/system/stm32wlxx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:src/system/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:src/system/stm32wlxx_hal_msp.c **** 
  40:src/system/stm32wlxx_hal_msp.c **** /* USER CODE END Macro */
  41:src/system/stm32wlxx_hal_msp.c **** 
  42:src/system/stm32wlxx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:src/system/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:src/system/stm32wlxx_hal_msp.c **** 
  45:src/system/stm32wlxx_hal_msp.c **** /* USER CODE END PV */
  46:src/system/stm32wlxx_hal_msp.c **** 
  47:src/system/stm32wlxx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:src/system/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:src/system/stm32wlxx_hal_msp.c **** 
  50:src/system/stm32wlxx_hal_msp.c **** /* USER CODE END PFP */
  51:src/system/stm32wlxx_hal_msp.c **** 
  52:src/system/stm32wlxx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:src/system/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:src/system/stm32wlxx_hal_msp.c **** 
  55:src/system/stm32wlxx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:src/system/stm32wlxx_hal_msp.c **** 
  57:src/system/stm32wlxx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:src/system/stm32wlxx_hal_msp.c **** 
  59:src/system/stm32wlxx_hal_msp.c **** /* USER CODE END 0 */
  60:src/system/stm32wlxx_hal_msp.c **** 
  61:src/system/stm32wlxx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:src/system/stm32wlxx_hal_msp.c ****                     /**
  63:src/system/stm32wlxx_hal_msp.c ****   * Initializes the Global MSP.
  64:src/system/stm32wlxx_hal_msp.c ****   */
  65:src/system/stm32wlxx_hal_msp.c **** void HAL_MspInit(void)
  66:src/system/stm32wlxx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  67:src/system/stm32wlxx_hal_msp.c **** 
  68:src/system/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:src/system/stm32wlxx_hal_msp.c **** 
  70:src/system/stm32wlxx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:src/system/stm32wlxx_hal_msp.c **** 
  72:src/system/stm32wlxx_hal_msp.c ****   /* System interrupt init*/
  73:src/system/stm32wlxx_hal_msp.c **** 
  74:src/system/stm32wlxx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:src/system/stm32wlxx_hal_msp.c **** 
  76:src/system/stm32wlxx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:src/system/stm32wlxx_hal_msp.c **** }
  32              		.loc 1 77 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE844:
  37              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  38              		.align	1
  39              		.global	HAL_SPI_MspInit
ARM GAS  /tmp/ccOkk4m8.s 			page 3


  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  44              	HAL_SPI_MspInit:
  45              	.LVL0:
  46              	.LFB845:
  78:src/system/stm32wlxx_hal_msp.c **** 
  79:src/system/stm32wlxx_hal_msp.c **** /**
  80:src/system/stm32wlxx_hal_msp.c ****   * @brief SPI MSP Initialization
  81:src/system/stm32wlxx_hal_msp.c ****   * This function configures the hardware resources used in this example
  82:src/system/stm32wlxx_hal_msp.c ****   * @param hspi: SPI handle pointer
  83:src/system/stm32wlxx_hal_msp.c ****   * @retval None
  84:src/system/stm32wlxx_hal_msp.c ****   */
  85:src/system/stm32wlxx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  86:src/system/stm32wlxx_hal_msp.c **** {
  47              		.loc 1 86 1 view -0
  48              		.cfi_startproc
  49              		@ args = 0, pretend = 0, frame = 32
  50              		@ frame_needed = 0, uses_anonymous_args = 0
  51              		.loc 1 86 1 is_stmt 0 view .LVU3
  52 0000 30B5     		push	{r4, r5, lr}
  53              	.LCFI0:
  54              		.cfi_def_cfa_offset 12
  55              		.cfi_offset 4, -12
  56              		.cfi_offset 5, -8
  57              		.cfi_offset 14, -4
  58 0002 89B0     		sub	sp, sp, #36
  59              	.LCFI1:
  60              		.cfi_def_cfa_offset 48
  87:src/system/stm32wlxx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  61              		.loc 1 87 3 is_stmt 1 view .LVU4
  62              		.loc 1 87 20 is_stmt 0 view .LVU5
  63 0004 0023     		movs	r3, #0
  64 0006 0393     		str	r3, [sp, #12]
  65 0008 0493     		str	r3, [sp, #16]
  66 000a 0593     		str	r3, [sp, #20]
  67 000c 0693     		str	r3, [sp, #24]
  68 000e 0793     		str	r3, [sp, #28]
  88:src/system/stm32wlxx_hal_msp.c ****   if(hspi->Instance==SPI1)
  69              		.loc 1 88 3 is_stmt 1 view .LVU6
  70              		.loc 1 88 10 is_stmt 0 view .LVU7
  71 0010 0268     		ldr	r2, [r0]
  72              		.loc 1 88 5 view .LVU8
  73 0012 1D4B     		ldr	r3, .L6
  74 0014 9A42     		cmp	r2, r3
  75 0016 01D0     		beq	.L5
  76              	.LVL1:
  77              	.L2:
  89:src/system/stm32wlxx_hal_msp.c ****   {
  90:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 0 */
  91:src/system/stm32wlxx_hal_msp.c **** 
  92:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 0 */
  93:src/system/stm32wlxx_hal_msp.c ****     /* Peripheral clock enable */
  94:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  95:src/system/stm32wlxx_hal_msp.c **** 
  96:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/ccOkk4m8.s 			page 4


  98:src/system/stm32wlxx_hal_msp.c ****     /**SPI1 GPIO Configuration
  99:src/system/stm32wlxx_hal_msp.c ****     PA1     ------> SPI1_SCK
 100:src/system/stm32wlxx_hal_msp.c ****     PB2     ------> SPI1_NSS
 101:src/system/stm32wlxx_hal_msp.c ****     PA11     ------> SPI1_MISO
 102:src/system/stm32wlxx_hal_msp.c ****     PA12     ------> SPI1_MOSI
 103:src/system/stm32wlxx_hal_msp.c ****     */
 104:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 105:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 106:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 107:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 108:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 109:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 110:src/system/stm32wlxx_hal_msp.c **** 
 111:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 112:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 113:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 115:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 116:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 117:src/system/stm32wlxx_hal_msp.c **** 
 118:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 1 */
 119:src/system/stm32wlxx_hal_msp.c **** 
 120:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 1 */
 121:src/system/stm32wlxx_hal_msp.c **** 
 122:src/system/stm32wlxx_hal_msp.c ****   }
 123:src/system/stm32wlxx_hal_msp.c **** 
 124:src/system/stm32wlxx_hal_msp.c **** }
  78              		.loc 1 124 1 view .LVU9
  79 0018 09B0     		add	sp, sp, #36
  80              	.LCFI2:
  81              		.cfi_remember_state
  82              		.cfi_def_cfa_offset 12
  83              		@ sp needed
  84 001a 30BD     		pop	{r4, r5, pc}
  85              	.LVL2:
  86              	.L5:
  87              	.LCFI3:
  88              		.cfi_restore_state
  94:src/system/stm32wlxx_hal_msp.c **** 
  89              		.loc 1 94 5 is_stmt 1 view .LVU10
  90              	.LBB26:
  91              	.LBI26:
  92              		.file 2 "external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h"
   1:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
   2:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   ******************************************************************************
   3:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @file    stm32wlxx_ll_bus.h
   4:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @author  MCD Application Team
   5:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   ******************************************************************************
   7:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @attention
   8:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *
   9:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * Copyright (c) 2020 STMicroelectronics.
  10:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * All rights reserved.
  11:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *
  12:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * in the root directory of this software component.
  14:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
ARM GAS  /tmp/ccOkk4m8.s 			page 5


  15:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *
  16:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   ******************************************************************************
  17:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   @verbatim
  18:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****                       ##### RCC Limitations #####
  19:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   ==============================================================================
  20:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****     [..]
  21:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  22:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  23:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****       from/to registers.w<
  24:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  25:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  26:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  27:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****     [..]
  28:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****       Workarounds:
  29:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  30:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  31:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  32:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   @endverbatim
  33:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   ******************************************************************************
  34:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
  35:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  36:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #ifndef __STM32WLxx_LL_BUS_H
  38:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define __STM32WLxx_LL_BUS_H
  39:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  40:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #ifdef __cplusplus
  41:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** extern "C" {
  42:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #endif
  43:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  44:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #include "stm32wlxx.h"
  46:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  47:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @addtogroup STM32WLxx_LL_Driver
  48:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
  49:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
  50:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  51:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #if defined(RCC)
  52:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  53:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL BUS
  54:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
  55:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
  56:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  57:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  58:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  59:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  60:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  62:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  63:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  64:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  65:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  66:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
  69:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
  70:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  71:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
ARM GAS  /tmp/ccOkk4m8.s 			page 6


  72:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
  73:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
  74:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  75:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  79:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
  80:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
  81:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
  82:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  83:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  84:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
  85:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
  86:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  87:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  88:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  89:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  90:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
  91:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
  92:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
  93:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
  94:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
  95:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
  96:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
  97:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
  98:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  99:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 100:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_AES            RCC_AHB3ENR_AESEN
 101:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 102:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HSEM           RCC_AHB3ENR_HSEMEN
 103:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 104:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IPCC           RCC_AHB3ENR_IPCCEN
 105:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 106:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM1          RCC_AHB3SMENR_SRAM1SMEN
 107:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM2          RCC_AHB3SMENR_SRAM2SMEN
 108:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FLASH          RCC_AHB3ENR_FLASHEN
 109:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 110:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 111:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 112:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 113:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 114:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 115:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 116:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 117:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 118:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 119:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 120:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 121:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 122:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 123:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 124:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 125:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC            RCC_APB1ENR1_DACEN
 126:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 127:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 128:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
ARM GAS  /tmp/ccOkk4m8.s 			page 7


 129:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 130:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 131:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 132:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 133:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 134:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 135:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (0xFFFFFFFFU)
 136:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 137:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 138:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM3         RCC_APB1ENR2_LPTIM3EN
 139:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 140:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 141:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 142:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 143:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 144:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 145:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 146:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 147:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APB2ENR_ADCEN
 148:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 149:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 150:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 151:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 152:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 153:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 154:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 155:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 156:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 157:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH  APB3 GRP1 PERIPH
 158:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 159:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 160:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 161:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_SUBGHZSPI      RCC_APB3ENR_SUBGHZSPIEN
 162:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 163:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 164:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 165:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 166:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 167:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB1_GRP1_PERIPH  C2 AHB1 GRP1 PERIPH
 168:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 169:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 170:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA1         RCC_C2AHB1ENR_DMA1EN
 171:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA2         RCC_C2AHB1ENR_DMA2EN
 172:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMAMUX1      RCC_C2AHB1ENR_DMAMUX1EN
 173:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_CRC          RCC_C2AHB1ENR_CRCEN
 174:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 175:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 176:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 177:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 178:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 179:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB2_GRP1_PERIPH  C2 AHB2 GRP1 PERIPH
 180:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 181:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 182:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOA        RCC_C2AHB2ENR_GPIOAEN
 183:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOB        RCC_C2AHB2ENR_GPIOBEN
 184:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOC        RCC_C2AHB2ENR_GPIOCEN
 185:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOH        RCC_C2AHB2ENR_GPIOHEN
ARM GAS  /tmp/ccOkk4m8.s 			page 8


 186:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 187:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 188:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 189:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 190:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 191:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB3_GRP1_PERIPH  C2 AHB3 GRP1 PERIPH
 192:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 193:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 194:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_PKA          RCC_C2AHB3ENR_PKAEN
 195:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_AES          RCC_C2AHB3ENR_AESEN
 196:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_RNG          RCC_C2AHB3ENR_RNGEN
 197:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_HSEM         RCC_C2AHB3ENR_HSEMEN
 198:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_IPCC         RCC_C2AHB3ENR_IPCCEN
 199:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_FLASH        RCC_C2AHB3ENR_FLASHEN
 200:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM1        RCC_C2AHB3SMENR_SRAM1SMEN
 201:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM2        RCC_C2AHB3SMENR_SRAM2SMEN
 202:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 203:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 204:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 205:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 206:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 207:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP1_PERIPH  C2 APB1 GRP1 PERIPH
 208:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 209:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 210:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_TIM2         RCC_C2APB1ENR1_TIM2EN
 211:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_RTCAPB       RCC_C2APB1ENR1_RTCAPBEN
 212:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_SPI2         RCC_C2APB1ENR1_SPI2EN
 213:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_USART2       RCC_C2APB1ENR1_USART2EN
 214:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C1         RCC_C2APB1ENR1_I2C1EN
 215:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C2         RCC_C2APB1ENR1_I2C2EN
 216:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C3         RCC_C2APB1ENR1_I2C3EN
 217:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_DAC          RCC_C2APB1ENR1_DACEN
 218:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LPTIM1       RCC_C2APB1ENR1_LPTIM1EN
 219:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 220:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 221:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 222:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 223:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 224:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP2_PERIPH  C2 APB1 GRP2 PERIPH
 225:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 226:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 227:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPUART1      RCC_C2APB1ENR2_LPUART1EN
 228:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM2       RCC_C2APB1ENR2_LPTIM2EN
 229:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM3       RCC_C2APB1ENR2_LPTIM3EN
 230:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 231:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 232:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 233:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 234:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 235:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB2_GRP1_PERIPH  C2 APB2 GRP1 PERIPH
 236:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 237:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 238:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_ADC          RCC_C2APB2ENR_ADCEN
 239:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM1         RCC_C2APB2ENR_TIM1EN
 240:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SPI1         RCC_C2APB2ENR_SPI1EN
 241:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_USART1       RCC_C2APB2ENR_USART1EN
 242:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM16        RCC_C2APB2ENR_TIM16EN
ARM GAS  /tmp/ccOkk4m8.s 			page 9


 243:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM17        RCC_C2APB2ENR_TIM17EN
 244:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 245:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 246:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 247:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 248:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 249:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB3_GRP1_PERIPH  C2 APB3 GRP1 PERIPH
 250:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 251:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 252:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI    RCC_C2APB3ENR_SUBGHZSPIEN
 253:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 254:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 255:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 256:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 257:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 258:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 259:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 260:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 261:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 262:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 263:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 264:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 265:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 266:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 267:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 268:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 269:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 270:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 271:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 272:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 273:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 274:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 275:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 276:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 277:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 278:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
 279:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 280:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 281:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 282:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 283:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 284:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 285:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 286:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 287:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 288:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 289:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 290:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 291:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 292:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 293:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 294:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 295:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 296:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 297:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 298:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 299:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
ARM GAS  /tmp/ccOkk4m8.s 			page 10


 300:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 301:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 302:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 303:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 304:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 305:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 306:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 307:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 308:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 309:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 310:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 311:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 312:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 313:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 314:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 315:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 316:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 317:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 318:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 319:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 320:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 321:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 322:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 323:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 324:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 325:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 326:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 327:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 328:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 329:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 330:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 331:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 332:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 333:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 334:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 335:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 336:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST    LL_AHB1_GRP1_ForceReset\n
 337:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 338:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 339:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 340:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 341:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 342:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 343:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 344:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 345:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 346:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 347:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 348:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 349:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 350:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 351:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 352:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 353:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 354:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 355:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 356:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccOkk4m8.s 			page 11


 357:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 358:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 359:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 360:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 361:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 362:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 363:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 364:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 365:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 366:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 367:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 368:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 369:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 370:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 371:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 372:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 373:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 374:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockSleep\n
 375:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 376:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 377:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 378:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 379:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 380:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 381:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 382:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 383:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 384:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 385:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 386:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 387:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 388:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 389:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 390:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 391:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 392:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 393:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 394:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 395:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 396:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_IsEnabledClockSleep\n
 397:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_IsEnabledClockSleep
 398:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 399:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 400:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 401:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 402:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 403:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 404:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 405:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 406:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 407:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 408:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 409:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 410:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 411:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 412:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 413:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockSleep\n
ARM GAS  /tmp/ccOkk4m8.s 			page 12


 414:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockSleep\n
 415:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 416:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 417:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 418:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 419:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 420:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 421:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 422:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 423:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 424:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 425:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 426:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 427:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 428:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 429:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 430:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 431:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 432:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 433:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 434:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 435:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 436:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 437:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 438:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 439:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 440:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 441:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 442:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 443:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 444:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 445:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 446:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 447:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 448:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 449:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 450:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 451:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 452:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 453:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 456:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 457:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 458:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 459:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 460:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 461:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 462:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 463:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 464:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 465:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 466:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 467:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 468:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 469:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 470:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
ARM GAS  /tmp/ccOkk4m8.s 			page 13


 471:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 472:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 473:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 474:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 475:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 476:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 477:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 478:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 479:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 480:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 481:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 482:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 483:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 484:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 485:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 486:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 487:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 488:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 489:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 490:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 491:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 492:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 493:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 494:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 495:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 496:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ForceReset\n
 497:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
 498:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
 499:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ForceReset
 500:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 501:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 502:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 503:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 504:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 505:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 506:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 507:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 508:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 509:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 510:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 511:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 512:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 513:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 514:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 515:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
 516:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
 517:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
 518:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
 519:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 520:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 521:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 522:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 523:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 524:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 525:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 526:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 527:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
ARM GAS  /tmp/ccOkk4m8.s 			page 14


 528:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 529:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 530:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 531:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 532:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 533:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock during Low Power (Sleep) mode.
 534:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockSleep\n
 535:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 536:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 537:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 538:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 539:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 540:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 541:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 542:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 543:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 544:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 545:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockSleep(uint32_t Periphs)
 546:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 547:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 548:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 549:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 550:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 551:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 552:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 553:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 554:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 555:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 556:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 557:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 558:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 559:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_IsEnabledClockSleep
 560:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 561:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 562:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 563:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 564:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 565:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 566:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 567:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 568:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 569:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 570:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 571:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 572:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 573:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock during Low Power (Sleep) mode.
 574:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockSleep\n
 575:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 576:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 577:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 578:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 579:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 580:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 581:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 582:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 583:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 584:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
ARM GAS  /tmp/ccOkk4m8.s 			page 15


 585:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockSleep(uint32_t Periphs)
 586:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 587:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 588:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 589:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 590:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 591:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 592:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 593:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 594:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 595:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 596:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 597:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 598:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 599:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 600:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 601:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 602:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_EnableClock\n
 603:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 604:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
 605:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_EnableClock\n
 606:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
 607:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 608:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 609:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 610:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 611:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 612:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 613:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 614:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 615:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 616:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 617:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #else
 618:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 619:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 620:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 621:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_EnableClock\n
 622:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 623:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
 624:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
 625:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 626:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 627:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 628:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 629:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 630:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 631:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 632:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 633:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 634:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 635:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 636:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 637:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 638:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 639:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 640:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 641:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
ARM GAS  /tmp/ccOkk4m8.s 			page 16


 642:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 643:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 644:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 645:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 646:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
 647:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_IsEnabledClock\n
 648:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
 649:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_IsEnabledClock\n
 650:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_IsEnabledClock\n
 651:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_IsEnabledClock
 652:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 653:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 654:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 655:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 656:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 657:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 658:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 659:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 660:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 661:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #else
 662:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 663:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 664:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
 665:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_IsEnabledClock\n
 666:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
 667:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_IsEnabledClock\n
 668:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_IsEnabledClock
 669:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 670:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 671:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 672:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 673:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 674:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 675:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 676:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 677:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 678:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 679:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 680:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 681:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 682:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 683:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 684:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 685:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 686:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 687:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_DisableClock\n
 688:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_DisableClock\n
 689:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_DisableClock\n
 690:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_DisableClock\n
 691:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_DisableClock\n
 692:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_DisableClock
 693:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 694:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 695:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 696:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 697:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 698:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
ARM GAS  /tmp/ccOkk4m8.s 			page 17


 699:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 700:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 701:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 702:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 703:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #else
 704:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 705:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 706:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_DisableClock\n
 707:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_DisableClock\n
 708:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_DisableClock\n
 709:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_DisableClock\n
 710:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_DisableClock
 711:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 712:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 713:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 714:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 715:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 716:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 717:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 718:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 719:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 720:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 721:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 722:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 723:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 724:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 725:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 726:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 727:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 728:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ForceReset\n
 729:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ForceReset\n
 730:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ForceReset\n
 731:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ForceReset\n
 732:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ForceReset\n
 733:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ForceReset
 734:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 735:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 736:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 737:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 738:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 739:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 740:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 741:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 742:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 743:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 744:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #else
 745:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 746:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 747:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ForceReset\n
 748:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ForceReset\n
 749:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ForceReset\n
 750:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ForceReset\n
 751:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ForceReset
 752:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 753:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 754:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 755:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
ARM GAS  /tmp/ccOkk4m8.s 			page 18


 756:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 757:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 758:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 759:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 760:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 761:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 762:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 763:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 764:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 765:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 766:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 767:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 768:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 769:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 770:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 771:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ReleaseReset\n
 772:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ReleaseReset\n
 773:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ReleaseReset\n
 774:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ReleaseReset\n
 775:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ReleaseReset\n
 776:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ReleaseReset
 777:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 778:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 779:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 780:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 781:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 782:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 783:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 784:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 785:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 786:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 787:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #else
 788:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 789:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 790:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ReleaseReset\n
 791:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ReleaseReset\n
 792:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ReleaseReset\n
 793:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ReleaseReset\n
 794:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ReleaseReset
 795:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 796:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 797:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 798:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 799:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 800:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 801:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 802:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 803:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 804:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 805:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 806:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 807:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 808:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 809:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 810:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 811:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 812:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock during Low Power (Sleep) mode.
ARM GAS  /tmp/ccOkk4m8.s 			page 19


 813:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_EnableClockSleep\n
 814:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_EnableClockSleep\n
 815:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_EnableClockSleep\n
 816:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockSleep\n
 817:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_EnableClockSleep\n
 818:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_EnableClockSleep
 819:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 820:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 821:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 822:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 823:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 824:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 825:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 826:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 827:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 828:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockSleep(uint32_t Periphs)
 829:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 830:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 831:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 832:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 833:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 834:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 835:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 836:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 837:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 838:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 839:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 840:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 841:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 842:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB3_GRP1_IsEnabledClockSleep\n
 843:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_IsEnabledClockSleep\n
 844:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_IsEnabledClockSleep
 845:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 846:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 847:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 848:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 849:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 850:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 851:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 852:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 853:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 854:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 855:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 856:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 857:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 858:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 859:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 860:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock during Low Power (Sleep) mode.
 861:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_DisableClockSleep\n
 862:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_DisableClockSleep\n
 863:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_DisableClockSleep\n
 864:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM1SMEN     LL_AHB3_GRP1_DisableClockSleep\n
 865:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_DisableClockSleep\n
 866:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_DisableClockSleep
 867:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 868:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 869:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
ARM GAS  /tmp/ccOkk4m8.s 			page 20


 870:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 871:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 872:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 873:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 874:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 875:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 876:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockSleep(uint32_t Periphs)
 877:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 878:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 879:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 880:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 881:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 882:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
 883:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 884:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 885:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 886:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
 887:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 888:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 889:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 890:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 891:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 892:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 893:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 894:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 895:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 896:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 897:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
 898:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 899:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_EnableClock\n
 900:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 901:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 902:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 903:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 904:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 905:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 906:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 907:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 908:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 909:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 910:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
 911:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 912:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 913:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 914:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 915:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 916:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 917:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 918:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 919:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 920:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 921:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 922:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 923:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 924:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 925:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 926:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_EnableClock
ARM GAS  /tmp/ccOkk4m8.s 			page 21


 927:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_EnableClock
 928:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 929:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 930:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
 931:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
 932:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 933:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
 934:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 935:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 936:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 937:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 938:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
 939:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 940:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 941:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 942:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 943:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 944:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 945:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 946:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 947:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 948:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 949:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 950:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 951:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 952:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 953:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 954:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_IsEnabledClock\n
 955:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 956:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 957:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 958:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 959:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 960:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 961:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 962:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 963:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 964:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 965:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 966:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
 967:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 968:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 969:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 970:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 971:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 972:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 973:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
 974:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 975:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 976:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 977:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 978:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
 979:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_IsEnabledClock
 980:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_IsEnabledClock
 981:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 982:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 983:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
ARM GAS  /tmp/ccOkk4m8.s 			page 22


 984:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
 985:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 986:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
 987:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
 988:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 989:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == (Periphs)) ? 1UL : 0UL);
 990:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 991:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
 992:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
 993:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 994:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
 995:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
 996:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
 997:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_DisableClock\n
 998:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
 999:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_DisableClock\n
1000:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1001:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_DisableClock\n
1002:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1003:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1004:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1005:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1006:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1007:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1008:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1009:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1010:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1011:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1012:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1013:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1014:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1015:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1016:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1017:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1018:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1019:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1020:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
1021:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1022:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1023:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1024:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1025:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_DisableClock\n
1026:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_DisableClock
1027:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_DisableClock
1028:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1029:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1030:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1031:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1032:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1033:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1034:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
1035:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1036:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR2, Periphs);
1037:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1038:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1039:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1040:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
ARM GAS  /tmp/ccOkk4m8.s 			page 23


1041:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ForceReset\n
1042:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ForceReset\n
1043:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    USART2RST     LL_APB1_GRP1_ForceReset\n
1044:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ForceReset\n
1045:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C2RST       LL_APB1_GRP1_ForceReset\n
1046:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ForceReset\n
1047:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    DACRST        LL_APB1_GRP1_ForceReset\n
1048:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ForceReset
1049:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1050:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1051:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1052:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1053:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1054:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1055:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1056:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1057:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1058:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1059:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1060:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1061:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1062:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1063:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1064:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR1, Periphs);
1065:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1066:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1067:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1068:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1069:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR2    LPUART1RST    LL_APB1_GRP2_ForceReset\n
1070:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM2RST     LL_APB1_GRP2_ForceReset
1071:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM3RST     LL_APB1_GRP2_ForceReset
1072:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1073:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1074:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1075:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1076:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1077:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1078:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1079:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
1080:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1081:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR2, Periphs);
1082:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1083:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1084:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1085:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1086:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR1    TIM2RST       LL_APB1_GRP1_ReleaseReset\n
1087:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    SPI2RST       LL_APB1_GRP1_ReleaseReset\n
1088:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    DACRST        LL_APB1_GRP1_ReleaseReset\n
1089:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C1RST       LL_APB1_GRP1_ReleaseReset\n
1090:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C2RST       LL_APB1_GRP1_ReleaseReset\n
1091:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    I2C3RST       LL_APB1_GRP1_ReleaseReset\n
1092:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    DACRST        LL_APB1_GRP1_ReleaseReset\n
1093:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR1    LPTIM1RST     LL_APB1_GRP1_ReleaseReset
1094:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1095:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
1096:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1097:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
ARM GAS  /tmp/ccOkk4m8.s 			page 24


1098:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1099:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1100:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1101:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1102:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1103:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1104:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1105:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1106:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1107:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1108:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1109:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR1, Periphs);
1110:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1111:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1112:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1113:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1114:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1RSTR2    LPUART1RST    LL_APB1_GRP2_ReleaseReset\n
1115:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM2RST     LL_APB1_GRP2_ReleaseReset
1116:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1RSTR2    LPTIM3RST     LL_APB1_GRP2_ReleaseReset
1117:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1118:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
1119:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1120:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1121:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1122:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1123:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1124:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
1125:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1126:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR2, Periphs);
1127:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1128:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1129:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1130:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
1131:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_EnableClockSleep\n
1132:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_EnableClockSleep\n
1133:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_EnableClockSleep\n
1134:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_EnableClockSleep\n
1135:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_EnableClockSleep\n
1136:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_EnableClockSleep\n
1137:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_EnableClockSleep\n
1138:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_EnableClockSleep\n
1139:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   DACSMEN       LL_APB1_GRP1_EnableClockSleep\n
1140:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_EnableClockSleep
1141:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1142:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1143:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1144:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1145:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1146:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1147:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1148:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1149:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1150:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1151:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1152:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1153:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1154:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
ARM GAS  /tmp/ccOkk4m8.s 			page 25


1155:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs)
1156:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1157:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
1158:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR1, Periphs);
1159:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1160:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs);
1161:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
1162:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1163:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1164:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1165:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock during Low Power (Sleep) mode.
1166:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_EnableClockSleep\n
1167:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_EnableClockSleep
1168:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM3SMEN    LL_APB1_GRP2_EnableClockSleep
1169:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1170:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1171:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1172:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1173:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1174:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1175:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClockSleep(uint32_t Periphs)
1176:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1177:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
1178:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR2, Periphs);
1179:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1180:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs);
1181:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
1182:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1183:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1184:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1185:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 clock is enabled by the clock gating during CPU1 CSleep mode
1186:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1187:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_IsEnabledClockSleep\n
1188:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1189:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1190:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_IsEnabledClockSleep\n
1191:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1192:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1193:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_IsEnabledClockSleep\n
1194:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   DACSMEN       LL_APB1_GRP1_IsEnabledClockSleep\n
1195:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_IsEnabledClockSleep
1196:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1197:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1198:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1199:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1200:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1201:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1202:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1203:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1204:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1205:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1206:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1207:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1208:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1209:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1210:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)
1211:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
ARM GAS  /tmp/ccOkk4m8.s 			page 26


1212:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1SMENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
1213:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1214:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1215:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1216:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 clock is enabled by the clock gating during CPU1 CSleep mode
1217:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_IsEnabledClockSleep\n
1218:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_IsEnabledClockSleep\n
1219:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM3SMEN    LL_APB1_GRP2_IsEnabledClockSleep
1220:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1221:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1222:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1223:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1224:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1225:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1226:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClockSleep(uint32_t Periphs)
1227:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1228:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1SMENR2, Periphs) == (Periphs)) ? 1UL : 0UL);
1229:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1230:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1231:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1232:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
1233:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR1   TIM2SMEN      LL_APB1_GRP1_DisableClockSleep\n
1234:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   RTCAPBSMEN    LL_APB1_GRP1_DisableClockSleep\n
1235:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   WWDGSMEN      LL_APB1_GRP1_DisableClockSleep\n
1236:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   SPI2SMEN      LL_APB1_GRP1_DisableClockSleep\n
1237:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   USART2SMEN    LL_APB1_GRP1_DisableClockSleep\n
1238:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C1SMEN      LL_APB1_GRP1_DisableClockSleep\n
1239:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C2SMEN      LL_APB1_GRP1_DisableClockSleep\n
1240:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   I2C3SMEN      LL_APB1_GRP1_DisableClockSleep\n
1241:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   DACSMEN       LL_APB1_GRP1_DisableClockSleep\n
1242:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR1   LPTIM1SMEN    LL_APB1_GRP1_DisableClockSleep
1243:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1244:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1245:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1246:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1247:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1248:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1249:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1250:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1251:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1252:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1253:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1254:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1255:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1256:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1257:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs)
1258:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1259:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR1, Periphs);
1260:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1261:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1262:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1263:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock during Low Power (Sleep) mode.
1264:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB1SMENR2   LPUART1SMEN   LL_APB1_GRP2_DisableClockSleep\n
1265:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM2SMEN    LL_APB1_GRP2_DisableClockSleep
1266:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB1SMENR2   LPTIM3SMEN    LL_APB1_GRP2_DisableClockSleep
1267:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1268:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
ARM GAS  /tmp/ccOkk4m8.s 			page 27


1269:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
1270:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
1271:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1272:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1273:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClockSleep(uint32_t Periphs)
1274:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1275:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR2, Periphs);
1276:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1277:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1278:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1279:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
1280:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1281:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1282:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1283:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
1284:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1285:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1286:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1287:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1288:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB2ENR      ADCEN         LL_APB2_GRP1_EnableClock\n
1289:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
1290:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
1291:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
1292:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
1293:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
1294:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1295:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1296:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1297:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1298:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1299:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1300:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1301:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1302:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1303:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
  93              		.loc 2 1303 22 view .LVU11
  94              	.LBB27:
1304:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1305:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
  95              		.loc 2 1305 3 view .LVU12
1306:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
  96              		.loc 2 1306 3 view .LVU13
  97 001c 4FF0B043 		mov	r3, #1476395008
  98 0020 1A6E     		ldr	r2, [r3, #96]
  99 0022 42F48052 		orr	r2, r2, #4096
 100 0026 1A66     		str	r2, [r3, #96]
1307:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1308:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 101              		.loc 2 1308 3 view .LVU14
 102              		.loc 2 1308 12 is_stmt 0 view .LVU15
 103 0028 1A6E     		ldr	r2, [r3, #96]
 104 002a 02F48052 		and	r2, r2, #4096
 105              		.loc 2 1308 10 view .LVU16
 106 002e 0292     		str	r2, [sp, #8]
1309:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 107              		.loc 2 1309 3 is_stmt 1 view .LVU17
 108 0030 029A     		ldr	r2, [sp, #8]
ARM GAS  /tmp/ccOkk4m8.s 			page 28


 109              	.LVL3:
 110              		.loc 2 1309 3 is_stmt 0 view .LVU18
 111              	.LBE27:
 112              	.LBE26:
  96:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 113              		.loc 1 96 5 is_stmt 1 view .LVU19
 114              	.LBB28:
 115              	.LBI28:
 449:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 116              		.loc 2 449 22 view .LVU20
 117              	.LBB29:
 451:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 118              		.loc 2 451 3 view .LVU21
 452:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 119              		.loc 2 452 3 view .LVU22
 120 0032 DA6C     		ldr	r2, [r3, #76]
 121 0034 42F00102 		orr	r2, r2, #1
 122 0038 DA64     		str	r2, [r3, #76]
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 123              		.loc 2 454 3 view .LVU23
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 124              		.loc 2 454 12 is_stmt 0 view .LVU24
 125 003a DA6C     		ldr	r2, [r3, #76]
 126 003c 02F00102 		and	r2, r2, #1
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 127              		.loc 2 454 10 view .LVU25
 128 0040 0192     		str	r2, [sp, #4]
 455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 129              		.loc 2 455 3 is_stmt 1 view .LVU26
 130 0042 019A     		ldr	r2, [sp, #4]
 131              	.LVL4:
 455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 132              		.loc 2 455 3 is_stmt 0 view .LVU27
 133              	.LBE29:
 134              	.LBE28:
  97:src/system/stm32wlxx_hal_msp.c ****     /**SPI1 GPIO Configuration
 135              		.loc 1 97 5 is_stmt 1 view .LVU28
 136              	.LBB30:
 137              	.LBI30:
 449:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 138              		.loc 2 449 22 view .LVU29
 139              	.LBB31:
 451:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 140              		.loc 2 451 3 view .LVU30
 452:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 141              		.loc 2 452 3 view .LVU31
 142 0044 DA6C     		ldr	r2, [r3, #76]
 143 0046 42F00202 		orr	r2, r2, #2
 144 004a DA64     		str	r2, [r3, #76]
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 145              		.loc 2 454 3 view .LVU32
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 146              		.loc 2 454 12 is_stmt 0 view .LVU33
 147 004c DB6C     		ldr	r3, [r3, #76]
 148 004e 03F00203 		and	r3, r3, #2
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 149              		.loc 2 454 10 view .LVU34
ARM GAS  /tmp/ccOkk4m8.s 			page 29


 150 0052 0093     		str	r3, [sp]
 455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 151              		.loc 2 455 3 is_stmt 1 view .LVU35
 152 0054 009B     		ldr	r3, [sp]
 153              	.LVL5:
 455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 154              		.loc 2 455 3 is_stmt 0 view .LVU36
 155              	.LBE31:
 156              	.LBE30:
 104:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 157              		.loc 1 104 5 is_stmt 1 view .LVU37
 104:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 158              		.loc 1 104 25 is_stmt 0 view .LVU38
 159 0056 41F60203 		movw	r3, #6146
 160 005a 0393     		str	r3, [sp, #12]
 105:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 105 5 is_stmt 1 view .LVU39
 105:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 162              		.loc 1 105 26 is_stmt 0 view .LVU40
 163 005c 0225     		movs	r5, #2
 164 005e 0495     		str	r5, [sp, #16]
 106:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 165              		.loc 1 106 5 is_stmt 1 view .LVU41
 107:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 166              		.loc 1 107 5 view .LVU42
 108:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 167              		.loc 1 108 5 view .LVU43
 108:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 168              		.loc 1 108 31 is_stmt 0 view .LVU44
 169 0060 0524     		movs	r4, #5
 170 0062 0794     		str	r4, [sp, #28]
 109:src/system/stm32wlxx_hal_msp.c **** 
 171              		.loc 1 109 5 is_stmt 1 view .LVU45
 172 0064 03A9     		add	r1, sp, #12
 173 0066 4FF09040 		mov	r0, #1207959552
 174              	.LVL6:
 109:src/system/stm32wlxx_hal_msp.c **** 
 175              		.loc 1 109 5 is_stmt 0 view .LVU46
 176 006a FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL7:
 111:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 111 5 is_stmt 1 view .LVU47
 111:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179              		.loc 1 111 25 is_stmt 0 view .LVU48
 180 006e 0423     		movs	r3, #4
 181 0070 0393     		str	r3, [sp, #12]
 112:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 112 5 is_stmt 1 view .LVU49
 112:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 112 26 is_stmt 0 view .LVU50
 184 0072 0495     		str	r5, [sp, #16]
 113:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 185              		.loc 1 113 5 is_stmt 1 view .LVU51
 113:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 186              		.loc 1 113 26 is_stmt 0 view .LVU52
 187 0074 0023     		movs	r3, #0
 188 0076 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccOkk4m8.s 			page 30


 114:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 189              		.loc 1 114 5 is_stmt 1 view .LVU53
 114:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 190              		.loc 1 114 27 is_stmt 0 view .LVU54
 191 0078 0693     		str	r3, [sp, #24]
 115:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192              		.loc 1 115 5 is_stmt 1 view .LVU55
 115:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 193              		.loc 1 115 31 is_stmt 0 view .LVU56
 194 007a 0794     		str	r4, [sp, #28]
 116:src/system/stm32wlxx_hal_msp.c **** 
 195              		.loc 1 116 5 is_stmt 1 view .LVU57
 196 007c 03A9     		add	r1, sp, #12
 197 007e 0348     		ldr	r0, .L6+4
 198 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL8:
 200              		.loc 1 124 1 is_stmt 0 view .LVU58
 201 0084 C8E7     		b	.L2
 202              	.L7:
 203 0086 00BF     		.align	2
 204              	.L6:
 205 0088 00300140 		.word	1073819648
 206 008c 00040048 		.word	1207960576
 207              		.cfi_endproc
 208              	.LFE845:
 210              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 211              		.align	1
 212              		.global	HAL_SPI_MspDeInit
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 217              	HAL_SPI_MspDeInit:
 218              	.LVL9:
 219              	.LFB846:
 125:src/system/stm32wlxx_hal_msp.c **** 
 126:src/system/stm32wlxx_hal_msp.c **** /**
 127:src/system/stm32wlxx_hal_msp.c ****   * @brief SPI MSP De-Initialization
 128:src/system/stm32wlxx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 129:src/system/stm32wlxx_hal_msp.c ****   * @param hspi: SPI handle pointer
 130:src/system/stm32wlxx_hal_msp.c ****   * @retval None
 131:src/system/stm32wlxx_hal_msp.c ****   */
 132:src/system/stm32wlxx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 133:src/system/stm32wlxx_hal_msp.c **** {
 220              		.loc 1 133 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		.loc 1 133 1 is_stmt 0 view .LVU60
 225 0000 08B5     		push	{r3, lr}
 226              	.LCFI4:
 227              		.cfi_def_cfa_offset 8
 228              		.cfi_offset 3, -8
 229              		.cfi_offset 14, -4
 134:src/system/stm32wlxx_hal_msp.c ****   if(hspi->Instance==SPI1)
 230              		.loc 1 134 3 is_stmt 1 view .LVU61
 231              		.loc 1 134 10 is_stmt 0 view .LVU62
 232 0002 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccOkk4m8.s 			page 31


 233              		.loc 1 134 5 view .LVU63
 234 0004 0A4B     		ldr	r3, .L12
 235 0006 9A42     		cmp	r2, r3
 236 0008 00D0     		beq	.L11
 237              	.LVL10:
 238              	.L8:
 135:src/system/stm32wlxx_hal_msp.c ****   {
 136:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 0 */
 137:src/system/stm32wlxx_hal_msp.c **** 
 138:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 0 */
 139:src/system/stm32wlxx_hal_msp.c ****     /* Peripheral clock disable */
 140:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 141:src/system/stm32wlxx_hal_msp.c **** 
 142:src/system/stm32wlxx_hal_msp.c ****     /**SPI1 GPIO Configuration
 143:src/system/stm32wlxx_hal_msp.c ****     PA1     ------> SPI1_SCK
 144:src/system/stm32wlxx_hal_msp.c ****     PB2     ------> SPI1_NSS
 145:src/system/stm32wlxx_hal_msp.c ****     PA11     ------> SPI1_MISO
 146:src/system/stm32wlxx_hal_msp.c ****     PA12     ------> SPI1_MOSI
 147:src/system/stm32wlxx_hal_msp.c ****     */
 148:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12);
 149:src/system/stm32wlxx_hal_msp.c **** 
 150:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2);
 151:src/system/stm32wlxx_hal_msp.c **** 
 152:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 1 */
 153:src/system/stm32wlxx_hal_msp.c **** 
 154:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 1 */
 155:src/system/stm32wlxx_hal_msp.c ****   }
 156:src/system/stm32wlxx_hal_msp.c **** 
 157:src/system/stm32wlxx_hal_msp.c **** }
 239              		.loc 1 157 1 view .LVU64
 240 000a 08BD     		pop	{r3, pc}
 241              	.LVL11:
 242              	.L11:
 140:src/system/stm32wlxx_hal_msp.c **** 
 243              		.loc 1 140 5 is_stmt 1 view .LVU65
 244              	.LBB32:
 245              	.LBI32:
1310:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1311:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1312:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1313:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if APB2 peripheral clock is enabled or not
1314:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB2ENR      ADCEN         LL_APB2_GRP1_IsEnabledClock\n
1315:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_IsEnabledClock\n
1316:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_IsEnabledClock\n
1317:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_IsEnabledClock\n
1318:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_IsEnabledClock\n
1319:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_IsEnabledClock\n
1320:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1321:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1322:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1323:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1324:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1325:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1326:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1327:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
1328:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1329:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
ARM GAS  /tmp/ccOkk4m8.s 			page 32


1330:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1331:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
1332:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1333:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1334:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1335:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock.
1336:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB2ENR      ADCEN         LL_APB2_GRP1_DisableClock\n
1337:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_DisableClock\n
1338:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_DisableClock\n
1339:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_DisableClock\n
1340:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_DisableClock\n
1341:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_DisableClock\n
1342:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1343:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1344:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1345:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1346:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1347:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1348:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1349:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1350:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1351:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
 246              		.loc 2 1351 22 view .LVU66
 247              	.LBB33:
1352:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1353:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB2ENR, Periphs);
 248              		.loc 2 1353 3 view .LVU67
 249 000c 4FF0B042 		mov	r2, #1476395008
 250 0010 136E     		ldr	r3, [r2, #96]
 251 0012 23F48053 		bic	r3, r3, #4096
 252 0016 1366     		str	r3, [r2, #96]
 253              	.LVL12:
 254              		.loc 2 1353 3 is_stmt 0 view .LVU68
 255              	.LBE33:
 256              	.LBE32:
 148:src/system/stm32wlxx_hal_msp.c **** 
 257              		.loc 1 148 5 is_stmt 1 view .LVU69
 258 0018 41F60201 		movw	r1, #6146
 259 001c 4FF09040 		mov	r0, #1207959552
 260              	.LVL13:
 148:src/system/stm32wlxx_hal_msp.c **** 
 261              		.loc 1 148 5 is_stmt 0 view .LVU70
 262 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 263              	.LVL14:
 150:src/system/stm32wlxx_hal_msp.c **** 
 264              		.loc 1 150 5 is_stmt 1 view .LVU71
 265 0024 0421     		movs	r1, #4
 266 0026 0348     		ldr	r0, .L12+4
 267 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 268              	.LVL15:
 269              		.loc 1 157 1 is_stmt 0 view .LVU72
 270 002c EDE7     		b	.L8
 271              	.L13:
 272 002e 00BF     		.align	2
 273              	.L12:
 274 0030 00300140 		.word	1073819648
 275 0034 00040048 		.word	1207960576
ARM GAS  /tmp/ccOkk4m8.s 			page 33


 276              		.cfi_endproc
 277              	.LFE846:
 279              		.section	.text.HAL_SUBGHZ_MspInit,"ax",%progbits
 280              		.align	1
 281              		.global	HAL_SUBGHZ_MspInit
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	HAL_SUBGHZ_MspInit:
 287              	.LVL16:
 288              	.LFB847:
 158:src/system/stm32wlxx_hal_msp.c **** 
 159:src/system/stm32wlxx_hal_msp.c **** /**
 160:src/system/stm32wlxx_hal_msp.c ****   * @brief SUBGHZ MSP Initialization
 161:src/system/stm32wlxx_hal_msp.c ****   * This function configures the hardware resources used in this example
 162:src/system/stm32wlxx_hal_msp.c ****   * @param hsubghz: SUBGHZ handle pointer
 163:src/system/stm32wlxx_hal_msp.c ****   * @retval None
 164:src/system/stm32wlxx_hal_msp.c ****   */
 165:src/system/stm32wlxx_hal_msp.c **** void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* hsubghz)
 166:src/system/stm32wlxx_hal_msp.c **** {
 289              		.loc 1 166 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 8
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293              		@ link register save eliminated.
 294              		.loc 1 166 1 is_stmt 0 view .LVU74
 295 0000 82B0     		sub	sp, sp, #8
 296              	.LCFI5:
 297              		.cfi_def_cfa_offset 8
 167:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN SUBGHZ_MspInit 0 */
 168:src/system/stm32wlxx_hal_msp.c **** 
 169:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END SUBGHZ_MspInit 0 */
 170:src/system/stm32wlxx_hal_msp.c ****     /* Peripheral clock enable */
 171:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 298              		.loc 1 171 5 is_stmt 1 view .LVU75
 299              	.LVL17:
 300              	.LBB34:
 301              	.LBI34:
1354:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1355:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1356:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1357:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Force APB2 peripherals reset.
1358:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB2RSTR     ADCRST        LL_APB2_GRP1_ForceReset\n
1359:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     TIM1RST       LL_APB2_GRP1_ForceReset\n
1360:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     SPI1RST       LL_APB2_GRP1_ForceReset\n
1361:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     USART1RST     LL_APB2_GRP1_ForceReset\n
1362:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     TIM16RST      LL_APB2_GRP1_ForceReset\n
1363:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     TIM17RST      LL_APB2_GRP1_ForceReset\n
1364:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1365:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
1366:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1367:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1368:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1369:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1370:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1371:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1372:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
ARM GAS  /tmp/ccOkk4m8.s 			page 34


1373:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1374:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
1375:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1376:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB2RSTR, Periphs);
1377:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1378:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1379:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1380:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Release APB2 peripherals reset.
1381:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB2RSTR     ADCRST        LL_APB2_GRP1_ReleaseReset\n
1382:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     TIM1RST       LL_APB2_GRP1_ReleaseReset\n
1383:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     SPI1RST       LL_APB2_GRP1_ReleaseReset\n
1384:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     USART1RST     LL_APB2_GRP1_ReleaseReset\n
1385:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     TIM16RST      LL_APB2_GRP1_ReleaseReset\n
1386:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2RSTR     TIM17RST      LL_APB2_GRP1_ReleaseReset\n
1387:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1388:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
1389:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1390:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1391:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1392:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1393:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1394:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1395:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1396:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1397:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
1398:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1399:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB2RSTR, Periphs);
1400:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1401:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1402:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1403:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock during Low Power (Sleep) mode.
1404:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB2SMENR    ADCSMEN       LL_APB2_GRP1_EnableClockSleep\n
1405:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    TIM1SMEN      LL_APB2_GRP1_EnableClockSleep\n
1406:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    SPI1SMEN      LL_APB2_GRP1_EnableClockSleep\n
1407:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    USART1SMEN    LL_APB2_GRP1_EnableClockSleep\n
1408:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    TIM16SMEN     LL_APB2_GRP1_EnableClockSleep\n
1409:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    TIM17SMEN     LL_APB2_GRP1_EnableClockSleep\n
1410:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1411:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1412:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1413:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1414:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1415:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1416:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1417:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1418:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1419:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClockSleep(uint32_t Periphs)
1420:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1421:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
1422:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB2SMENR, Periphs);
1423:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1424:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2SMENR, Periphs);
1425:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
1426:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1427:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1428:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1429:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if APB2 clock is enabled by the clock gating during CPU1 CSleep mode
ARM GAS  /tmp/ccOkk4m8.s 			page 35


1430:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB2SMENR    ADCSMEN       LL_APB2_GRP1_IsEnabledClockSleep\n
1431:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    TIM1SMEN      LL_APB2_GRP1_IsEnabledClockSleep\n
1432:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    SPI1SMEN      LL_APB2_GRP1_IsEnabledClockSleep\n
1433:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    USART1SMEN    LL_APB2_GRP1_IsEnabledClockSleep\n
1434:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    TIM16SMEN     LL_APB2_GRP1_IsEnabledClockSleep\n
1435:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    TIM17SMEN     LL_APB2_GRP1_IsEnabledClockSleep
1436:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1437:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1438:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1439:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1440:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1441:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1442:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1443:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1444:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1445:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1446:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClockSleep(uint32_t Periphs)
1447:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1448:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB2SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
1449:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1450:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1451:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1452:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable APB2 peripherals clock during Low Power (Sleep) mode.
1453:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB2SMENR    ADCSMEN       LL_APB2_GRP1_DisableClockSleep\n
1454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    TIM1SMEN      LL_APB2_GRP1_DisableClockSleep\n
1455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    SPI1SMEN      LL_APB2_GRP1_DisableClockSleep\n
1456:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    USART1SMEN    LL_APB2_GRP1_DisableClockSleep\n
1457:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    TIM16SMEN     LL_APB2_GRP1_DisableClockSleep\n
1458:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         APB2SMENR    TIM17SMEN     LL_APB2_GRP1_DisableClockSleep\n
1459:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1460:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
1461:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1462:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1463:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1464:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1465:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1466:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1467:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1468:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_DisableClockSleep(uint32_t Periphs)
1469:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1470:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB2SMENR, Periphs);
1471:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1472:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1473:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1474:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @}
1475:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1476:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1477:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB3 APB3
1478:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @{
1479:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1480:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1481:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1482:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Enable APB3 peripherals clock.
1483:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB3ENR    SUBGHZSPIEN     LL_APB3_GRP1_EnableClock\n
1484:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1485:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
1486:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
ARM GAS  /tmp/ccOkk4m8.s 			page 36


1487:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1488:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
 302              		.loc 2 1488 22 view .LVU76
 303              	.LBB35:
1489:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1490:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 304              		.loc 2 1490 3 view .LVU77
1491:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB3ENR, Periphs);
 305              		.loc 2 1491 3 view .LVU78
 306 0002 4FF0B043 		mov	r3, #1476395008
 307 0006 5A6E     		ldr	r2, [r3, #100]
 308 0008 42F00102 		orr	r2, r2, #1
 309 000c 5A66     		str	r2, [r3, #100]
1492:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1493:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 310              		.loc 2 1493 3 view .LVU79
 311              		.loc 2 1493 12 is_stmt 0 view .LVU80
 312 000e 5B6E     		ldr	r3, [r3, #100]
 313 0010 03F00103 		and	r3, r3, #1
 314              		.loc 2 1493 10 view .LVU81
 315 0014 0193     		str	r3, [sp, #4]
1494:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 316              		.loc 2 1494 3 is_stmt 1 view .LVU82
 317 0016 019B     		ldr	r3, [sp, #4]
 318              	.LVL18:
 319              		.loc 2 1494 3 is_stmt 0 view .LVU83
 320              	.LBE35:
 321              	.LBE34:
 172:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN SUBGHZ_MspInit 1 */
 173:src/system/stm32wlxx_hal_msp.c **** 
 174:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END SUBGHZ_MspInit 1 */
 175:src/system/stm32wlxx_hal_msp.c **** 
 176:src/system/stm32wlxx_hal_msp.c **** }
 322              		.loc 1 176 1 view .LVU84
 323 0018 02B0     		add	sp, sp, #8
 324              	.LCFI6:
 325              		.cfi_def_cfa_offset 0
 326              		@ sp needed
 327 001a 7047     		bx	lr
 328              		.cfi_endproc
 329              	.LFE847:
 331              		.section	.text.HAL_SUBGHZ_MspDeInit,"ax",%progbits
 332              		.align	1
 333              		.global	HAL_SUBGHZ_MspDeInit
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	HAL_SUBGHZ_MspDeInit:
 339              	.LVL19:
 340              	.LFB848:
 177:src/system/stm32wlxx_hal_msp.c **** 
 178:src/system/stm32wlxx_hal_msp.c **** /**
 179:src/system/stm32wlxx_hal_msp.c ****   * @brief SUBGHZ MSP De-Initialization
 180:src/system/stm32wlxx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 181:src/system/stm32wlxx_hal_msp.c ****   * @param hsubghz: SUBGHZ handle pointer
 182:src/system/stm32wlxx_hal_msp.c ****   * @retval None
 183:src/system/stm32wlxx_hal_msp.c ****   */
ARM GAS  /tmp/ccOkk4m8.s 			page 37


 184:src/system/stm32wlxx_hal_msp.c **** void HAL_SUBGHZ_MspDeInit(SUBGHZ_HandleTypeDef* hsubghz)
 185:src/system/stm32wlxx_hal_msp.c **** {
 341              		.loc 1 185 1 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              		@ link register save eliminated.
 186:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN SUBGHZ_MspDeInit 0 */
 187:src/system/stm32wlxx_hal_msp.c **** 
 188:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END SUBGHZ_MspDeInit 0 */
 189:src/system/stm32wlxx_hal_msp.c ****     /* Peripheral clock disable */
 190:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_SUBGHZSPI_CLK_DISABLE();
 346              		.loc 1 190 5 view .LVU86
 347              	.LBB36:
 348              	.LBI36:
1495:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1496:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1497:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1498:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Check if APB3 peripheral clock is enabled or not
1499:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB3ENR    SUBGHZSPIEN     LL_APB3_GRP1_IsEnabledClock\n
1500:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1501:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
1502:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval uint32_t
1503:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1504:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB3_GRP1_IsEnabledClock(uint32_t Periphs)
1505:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1506:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB3ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
1507:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
1508:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** 
1509:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** /**
1510:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @brief  Disable APB3 peripherals clock.
1511:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @rmtoll APB3ENR    SUBGHZSPIEN     LL_APB3_GRP1_DisableClock\n
1512:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1513:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
1514:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   * @retval None
1515:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   */
1516:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB3_GRP1_DisableClock(uint32_t Periphs)
 349              		.loc 2 1516 22 view .LVU87
 350              	.LBB37:
1517:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
1518:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB3ENR, Periphs);
 351              		.loc 2 1518 3 view .LVU88
 352 0000 4FF0B042 		mov	r2, #1476395008
 353 0004 536E     		ldr	r3, [r2, #100]
 354 0006 23F00103 		bic	r3, r3, #1
 355 000a 5366     		str	r3, [r2, #100]
 356              	.LVL20:
 357              		.loc 2 1518 3 is_stmt 0 view .LVU89
 358              	.LBE37:
 359              	.LBE36:
 191:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN SUBGHZ_MspDeInit 1 */
 192:src/system/stm32wlxx_hal_msp.c **** 
 193:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END SUBGHZ_MspDeInit 1 */
 194:src/system/stm32wlxx_hal_msp.c **** 
 195:src/system/stm32wlxx_hal_msp.c **** }
 360              		.loc 1 195 1 view .LVU90
 361 000c 7047     		bx	lr
ARM GAS  /tmp/ccOkk4m8.s 			page 38


 362              		.cfi_endproc
 363              	.LFE848:
 365              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 366              		.align	1
 367              		.global	HAL_TIM_Base_MspInit
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 372              	HAL_TIM_Base_MspInit:
 373              	.LVL21:
 374              	.LFB849:
 196:src/system/stm32wlxx_hal_msp.c **** 
 197:src/system/stm32wlxx_hal_msp.c **** /**
 198:src/system/stm32wlxx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
 199:src/system/stm32wlxx_hal_msp.c ****   * This function configures the hardware resources used in this example
 200:src/system/stm32wlxx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 201:src/system/stm32wlxx_hal_msp.c ****   * @retval None
 202:src/system/stm32wlxx_hal_msp.c ****   */
 203:src/system/stm32wlxx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 204:src/system/stm32wlxx_hal_msp.c **** {
 375              		.loc 1 204 1 is_stmt 1 view -0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 8
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		@ link register save eliminated.
 205:src/system/stm32wlxx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 380              		.loc 1 205 3 view .LVU92
 381              		.loc 1 205 15 is_stmt 0 view .LVU93
 382 0000 0368     		ldr	r3, [r0]
 383              		.loc 1 205 5 view .LVU94
 384 0002 B3F1804F 		cmp	r3, #1073741824
 385 0006 00D0     		beq	.L23
 386 0008 7047     		bx	lr
 387              	.L23:
 204:src/system/stm32wlxx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 388              		.loc 1 204 1 view .LVU95
 389 000a 82B0     		sub	sp, sp, #8
 390              	.LCFI7:
 391              		.cfi_def_cfa_offset 8
 206:src/system/stm32wlxx_hal_msp.c ****   {
 207:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 0 */
 208:src/system/stm32wlxx_hal_msp.c **** 
 209:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 0 */
 210:src/system/stm32wlxx_hal_msp.c ****     /* Peripheral clock enable */
 211:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 392              		.loc 1 211 5 is_stmt 1 view .LVU96
 393              	.LVL22:
 394              	.LBB38:
 395              	.LBI38:
 914:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 396              		.loc 2 914 22 view .LVU97
 397              	.LBB39:
 916:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 398              		.loc 2 916 3 view .LVU98
 917:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 399              		.loc 2 917 3 view .LVU99
 400 000c 4FF0B043 		mov	r3, #1476395008
ARM GAS  /tmp/ccOkk4m8.s 			page 39


 401 0010 9A6D     		ldr	r2, [r3, #88]
 402 0012 42F00102 		orr	r2, r2, #1
 403 0016 9A65     		str	r2, [r3, #88]
 919:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 404              		.loc 2 919 3 view .LVU100
 919:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 405              		.loc 2 919 12 is_stmt 0 view .LVU101
 406 0018 9B6D     		ldr	r3, [r3, #88]
 407 001a 03F00103 		and	r3, r3, #1
 919:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 408              		.loc 2 919 10 view .LVU102
 409 001e 0193     		str	r3, [sp, #4]
 920:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 410              		.loc 2 920 3 is_stmt 1 view .LVU103
 411 0020 019B     		ldr	r3, [sp, #4]
 412              	.LVL23:
 920:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 413              		.loc 2 920 3 is_stmt 0 view .LVU104
 414              	.LBE39:
 415              	.LBE38:
 212:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspInit 1 */
 213:src/system/stm32wlxx_hal_msp.c **** 
 214:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END TIM2_MspInit 1 */
 215:src/system/stm32wlxx_hal_msp.c **** 
 216:src/system/stm32wlxx_hal_msp.c ****   }
 217:src/system/stm32wlxx_hal_msp.c **** 
 218:src/system/stm32wlxx_hal_msp.c **** }
 416              		.loc 1 218 1 view .LVU105
 417 0022 02B0     		add	sp, sp, #8
 418              	.LCFI8:
 419              		.cfi_def_cfa_offset 0
 420              		@ sp needed
 421 0024 7047     		bx	lr
 422              		.cfi_endproc
 423              	.LFE849:
 425              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_TIM_MspPostInit
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 432              	HAL_TIM_MspPostInit:
 433              	.LVL24:
 434              	.LFB850:
 219:src/system/stm32wlxx_hal_msp.c **** 
 220:src/system/stm32wlxx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 221:src/system/stm32wlxx_hal_msp.c **** {
 435              		.loc 1 221 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 24
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439              		.loc 1 221 1 is_stmt 0 view .LVU107
 440 0000 00B5     		push	{lr}
 441              	.LCFI9:
 442              		.cfi_def_cfa_offset 4
 443              		.cfi_offset 14, -4
 444 0002 87B0     		sub	sp, sp, #28
ARM GAS  /tmp/ccOkk4m8.s 			page 40


 445              	.LCFI10:
 446              		.cfi_def_cfa_offset 32
 222:src/system/stm32wlxx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 447              		.loc 1 222 3 is_stmt 1 view .LVU108
 448              		.loc 1 222 20 is_stmt 0 view .LVU109
 449 0004 0023     		movs	r3, #0
 450 0006 0193     		str	r3, [sp, #4]
 451 0008 0293     		str	r3, [sp, #8]
 452 000a 0393     		str	r3, [sp, #12]
 453 000c 0493     		str	r3, [sp, #16]
 454 000e 0593     		str	r3, [sp, #20]
 223:src/system/stm32wlxx_hal_msp.c ****   if(htim->Instance==TIM2)
 455              		.loc 1 223 3 is_stmt 1 view .LVU110
 456              		.loc 1 223 10 is_stmt 0 view .LVU111
 457 0010 0368     		ldr	r3, [r0]
 458              		.loc 1 223 5 view .LVU112
 459 0012 B3F1804F 		cmp	r3, #1073741824
 460 0016 02D0     		beq	.L27
 461              	.LVL25:
 462              	.L24:
 224:src/system/stm32wlxx_hal_msp.c ****   {
 225:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspPostInit 0 */
 226:src/system/stm32wlxx_hal_msp.c **** 
 227:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END TIM2_MspPostInit 0 */
 228:src/system/stm32wlxx_hal_msp.c **** 
 229:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 230:src/system/stm32wlxx_hal_msp.c ****     /**TIM2 GPIO Configuration
 231:src/system/stm32wlxx_hal_msp.c ****     PA0     ------> TIM2_CH1
 232:src/system/stm32wlxx_hal_msp.c ****     PA2     ------> TIM2_CH3
 233:src/system/stm32wlxx_hal_msp.c ****     PA3     ------> TIM2_CH4
 234:src/system/stm32wlxx_hal_msp.c ****     */
 235:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 236:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 239:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 240:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 241:src/system/stm32wlxx_hal_msp.c **** 
 242:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspPostInit 1 */
 243:src/system/stm32wlxx_hal_msp.c **** 
 244:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END TIM2_MspPostInit 1 */
 245:src/system/stm32wlxx_hal_msp.c ****   }
 246:src/system/stm32wlxx_hal_msp.c **** 
 247:src/system/stm32wlxx_hal_msp.c **** }
 463              		.loc 1 247 1 view .LVU113
 464 0018 07B0     		add	sp, sp, #28
 465              	.LCFI11:
 466              		.cfi_remember_state
 467              		.cfi_def_cfa_offset 4
 468              		@ sp needed
 469 001a 5DF804FB 		ldr	pc, [sp], #4
 470              	.LVL26:
 471              	.L27:
 472              	.LCFI12:
 473              		.cfi_restore_state
 229:src/system/stm32wlxx_hal_msp.c ****     /**TIM2 GPIO Configuration
 474              		.loc 1 229 5 is_stmt 1 view .LVU114
ARM GAS  /tmp/ccOkk4m8.s 			page 41


 475              	.LBB40:
 476              	.LBI40:
 449:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 477              		.loc 2 449 22 view .LVU115
 478              	.LBB41:
 451:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 479              		.loc 2 451 3 view .LVU116
 452:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 480              		.loc 2 452 3 view .LVU117
 481 001e 4FF0B043 		mov	r3, #1476395008
 482 0022 DA6C     		ldr	r2, [r3, #76]
 483 0024 42F00102 		orr	r2, r2, #1
 484 0028 DA64     		str	r2, [r3, #76]
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 485              		.loc 2 454 3 view .LVU118
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 486              		.loc 2 454 12 is_stmt 0 view .LVU119
 487 002a DB6C     		ldr	r3, [r3, #76]
 488 002c 03F00103 		and	r3, r3, #1
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 489              		.loc 2 454 10 view .LVU120
 490 0030 0093     		str	r3, [sp]
 455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 491              		.loc 2 455 3 is_stmt 1 view .LVU121
 492 0032 009B     		ldr	r3, [sp]
 493              	.LVL27:
 455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 494              		.loc 2 455 3 is_stmt 0 view .LVU122
 495              	.LBE41:
 496              	.LBE40:
 235:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 497              		.loc 1 235 5 is_stmt 1 view .LVU123
 235:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 498              		.loc 1 235 25 is_stmt 0 view .LVU124
 499 0034 0D23     		movs	r3, #13
 500 0036 0193     		str	r3, [sp, #4]
 236:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 501              		.loc 1 236 5 is_stmt 1 view .LVU125
 236:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 502              		.loc 1 236 26 is_stmt 0 view .LVU126
 503 0038 0223     		movs	r3, #2
 504 003a 0293     		str	r3, [sp, #8]
 237:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 505              		.loc 1 237 5 is_stmt 1 view .LVU127
 238:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 506              		.loc 1 238 5 view .LVU128
 239:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 507              		.loc 1 239 5 view .LVU129
 239:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 508              		.loc 1 239 31 is_stmt 0 view .LVU130
 509 003c 0123     		movs	r3, #1
 510 003e 0593     		str	r3, [sp, #20]
 240:src/system/stm32wlxx_hal_msp.c **** 
 511              		.loc 1 240 5 is_stmt 1 view .LVU131
 512 0040 01A9     		add	r1, sp, #4
 513 0042 4FF09040 		mov	r0, #1207959552
 514              	.LVL28:
ARM GAS  /tmp/ccOkk4m8.s 			page 42


 240:src/system/stm32wlxx_hal_msp.c **** 
 515              		.loc 1 240 5 is_stmt 0 view .LVU132
 516 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 517              	.LVL29:
 518              		.loc 1 247 1 view .LVU133
 519 004a E5E7     		b	.L24
 520              		.cfi_endproc
 521              	.LFE850:
 523              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 524              		.align	1
 525              		.global	HAL_TIM_Base_MspDeInit
 526              		.syntax unified
 527              		.thumb
 528              		.thumb_func
 530              	HAL_TIM_Base_MspDeInit:
 531              	.LVL30:
 532              	.LFB851:
 248:src/system/stm32wlxx_hal_msp.c **** /**
 249:src/system/stm32wlxx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 250:src/system/stm32wlxx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 251:src/system/stm32wlxx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 252:src/system/stm32wlxx_hal_msp.c ****   * @retval None
 253:src/system/stm32wlxx_hal_msp.c ****   */
 254:src/system/stm32wlxx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 255:src/system/stm32wlxx_hal_msp.c **** {
 533              		.loc 1 255 1 is_stmt 1 view -0
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 0
 536              		@ frame_needed = 0, uses_anonymous_args = 0
 537              		@ link register save eliminated.
 256:src/system/stm32wlxx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 538              		.loc 1 256 3 view .LVU135
 539              		.loc 1 256 15 is_stmt 0 view .LVU136
 540 0000 0368     		ldr	r3, [r0]
 541              		.loc 1 256 5 view .LVU137
 542 0002 B3F1804F 		cmp	r3, #1073741824
 543 0006 00D0     		beq	.L30
 544              	.L28:
 257:src/system/stm32wlxx_hal_msp.c ****   {
 258:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 0 */
 259:src/system/stm32wlxx_hal_msp.c **** 
 260:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 0 */
 261:src/system/stm32wlxx_hal_msp.c ****     /* Peripheral clock disable */
 262:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 263:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 264:src/system/stm32wlxx_hal_msp.c **** 
 265:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END TIM2_MspDeInit 1 */
 266:src/system/stm32wlxx_hal_msp.c ****   }
 267:src/system/stm32wlxx_hal_msp.c **** 
 268:src/system/stm32wlxx_hal_msp.c **** }
 545              		.loc 1 268 1 view .LVU138
 546 0008 7047     		bx	lr
 547              	.L30:
 262:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN TIM2_MspDeInit 1 */
 548              		.loc 1 262 5 is_stmt 1 view .LVU139
 549              	.LVL31:
 550              	.LBB42:
ARM GAS  /tmp/ccOkk4m8.s 			page 43


 551              	.LBI42:
1018:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 552              		.loc 2 1018 22 view .LVU140
 553              	.LBB43:
1020:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 554              		.loc 2 1020 3 view .LVU141
 555 000a 4FF0B042 		mov	r2, #1476395008
 556 000e 936D     		ldr	r3, [r2, #88]
 557 0010 23F00103 		bic	r3, r3, #1
 558 0014 9365     		str	r3, [r2, #88]
 559              	.LVL32:
1020:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 560              		.loc 2 1020 3 is_stmt 0 view .LVU142
 561              	.LBE43:
 562              	.LBE42:
 563              		.loc 1 268 1 view .LVU143
 564 0016 F7E7     		b	.L28
 565              		.cfi_endproc
 566              	.LFE851:
 568              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 569              		.align	1
 570              		.global	HAL_UART_MspInit
 571              		.syntax unified
 572              		.thumb
 573              		.thumb_func
 575              	HAL_UART_MspInit:
 576              	.LVL33:
 577              	.LFB852:
 269:src/system/stm32wlxx_hal_msp.c **** 
 270:src/system/stm32wlxx_hal_msp.c **** /**
 271:src/system/stm32wlxx_hal_msp.c ****   * @brief UART MSP Initialization
 272:src/system/stm32wlxx_hal_msp.c ****   * This function configures the hardware resources used in this example
 273:src/system/stm32wlxx_hal_msp.c ****   * @param huart: UART handle pointer
 274:src/system/stm32wlxx_hal_msp.c ****   * @retval None
 275:src/system/stm32wlxx_hal_msp.c ****   */
 276:src/system/stm32wlxx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 277:src/system/stm32wlxx_hal_msp.c **** {
 578              		.loc 1 277 1 is_stmt 1 view -0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 88
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 582              		.loc 1 277 1 is_stmt 0 view .LVU145
 583 0000 10B5     		push	{r4, lr}
 584              	.LCFI13:
 585              		.cfi_def_cfa_offset 8
 586              		.cfi_offset 4, -8
 587              		.cfi_offset 14, -4
 588 0002 96B0     		sub	sp, sp, #88
 589              	.LCFI14:
 590              		.cfi_def_cfa_offset 96
 591 0004 0446     		mov	r4, r0
 278:src/system/stm32wlxx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 592              		.loc 1 278 3 is_stmt 1 view .LVU146
 593              		.loc 1 278 20 is_stmt 0 view .LVU147
 594 0006 0021     		movs	r1, #0
 595 0008 1191     		str	r1, [sp, #68]
 596 000a 1291     		str	r1, [sp, #72]
ARM GAS  /tmp/ccOkk4m8.s 			page 44


 597 000c 1391     		str	r1, [sp, #76]
 598 000e 1491     		str	r1, [sp, #80]
 599 0010 1591     		str	r1, [sp, #84]
 279:src/system/stm32wlxx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 600              		.loc 1 279 3 is_stmt 1 view .LVU148
 601              		.loc 1 279 28 is_stmt 0 view .LVU149
 602 0012 3822     		movs	r2, #56
 603 0014 03A8     		add	r0, sp, #12
 604              	.LVL34:
 605              		.loc 1 279 28 view .LVU150
 606 0016 FFF7FEFF 		bl	memset
 607              	.LVL35:
 280:src/system/stm32wlxx_hal_msp.c ****   if(huart->Instance==USART1)
 608              		.loc 1 280 3 is_stmt 1 view .LVU151
 609              		.loc 1 280 11 is_stmt 0 view .LVU152
 610 001a 2268     		ldr	r2, [r4]
 611              		.loc 1 280 5 view .LVU153
 612 001c 1A4B     		ldr	r3, .L37
 613 001e 9A42     		cmp	r2, r3
 614 0020 01D0     		beq	.L35
 615              	.L31:
 281:src/system/stm32wlxx_hal_msp.c ****   {
 282:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 0 */
 283:src/system/stm32wlxx_hal_msp.c **** 
 284:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END USART1_MspInit 0 */
 285:src/system/stm32wlxx_hal_msp.c **** 
 286:src/system/stm32wlxx_hal_msp.c ****   /** Initializes the peripherals clocks
 287:src/system/stm32wlxx_hal_msp.c ****   */
 288:src/system/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 289:src/system/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 290:src/system/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 291:src/system/stm32wlxx_hal_msp.c ****     {
 292:src/system/stm32wlxx_hal_msp.c ****       Error_Handler();
 293:src/system/stm32wlxx_hal_msp.c ****     }
 294:src/system/stm32wlxx_hal_msp.c **** 
 295:src/system/stm32wlxx_hal_msp.c ****     /* Peripheral clock enable */
 296:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 297:src/system/stm32wlxx_hal_msp.c **** 
 298:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 299:src/system/stm32wlxx_hal_msp.c ****     /**USART1 GPIO Configuration
 300:src/system/stm32wlxx_hal_msp.c ****     PA9     ------> USART1_TX
 301:src/system/stm32wlxx_hal_msp.c ****     PA10     ------> USART1_RX
 302:src/system/stm32wlxx_hal_msp.c ****     */
 303:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 304:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 306:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 307:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 308:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 309:src/system/stm32wlxx_hal_msp.c **** 
 310:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspInit 1 */
 311:src/system/stm32wlxx_hal_msp.c **** 
 312:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END USART1_MspInit 1 */
 313:src/system/stm32wlxx_hal_msp.c **** 
 314:src/system/stm32wlxx_hal_msp.c ****   }
 315:src/system/stm32wlxx_hal_msp.c **** 
 316:src/system/stm32wlxx_hal_msp.c **** }
ARM GAS  /tmp/ccOkk4m8.s 			page 45


 616              		.loc 1 316 1 view .LVU154
 617 0022 16B0     		add	sp, sp, #88
 618              	.LCFI15:
 619              		.cfi_remember_state
 620              		.cfi_def_cfa_offset 8
 621              		@ sp needed
 622 0024 10BD     		pop	{r4, pc}
 623              	.LVL36:
 624              	.L35:
 625              	.LCFI16:
 626              		.cfi_restore_state
 288:src/system/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 627              		.loc 1 288 5 is_stmt 1 view .LVU155
 288:src/system/stm32wlxx_hal_msp.c ****     PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 628              		.loc 1 288 46 is_stmt 0 view .LVU156
 629 0026 0123     		movs	r3, #1
 630 0028 0393     		str	r3, [sp, #12]
 289:src/system/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 631              		.loc 1 289 5 is_stmt 1 view .LVU157
 289:src/system/stm32wlxx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 632              		.loc 1 289 46 is_stmt 0 view .LVU158
 633 002a 4FF44033 		mov	r3, #196608
 634 002e 0493     		str	r3, [sp, #16]
 290:src/system/stm32wlxx_hal_msp.c ****     {
 635              		.loc 1 290 5 is_stmt 1 view .LVU159
 290:src/system/stm32wlxx_hal_msp.c ****     {
 636              		.loc 1 290 9 is_stmt 0 view .LVU160
 637 0030 03A8     		add	r0, sp, #12
 638 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 639              	.LVL37:
 290:src/system/stm32wlxx_hal_msp.c ****     {
 640              		.loc 1 290 8 discriminator 1 view .LVU161
 641 0036 18BB     		cbnz	r0, .L36
 642              	.L33:
 296:src/system/stm32wlxx_hal_msp.c **** 
 643              		.loc 1 296 5 is_stmt 1 view .LVU162
 644              	.LVL38:
 645              	.LBB44:
 646              	.LBI44:
1303:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 647              		.loc 2 1303 22 view .LVU163
 648              	.LBB45:
1305:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 649              		.loc 2 1305 3 view .LVU164
1306:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 650              		.loc 2 1306 3 view .LVU165
 651 0038 4FF0B043 		mov	r3, #1476395008
 652 003c 1A6E     		ldr	r2, [r3, #96]
 653 003e 42F48042 		orr	r2, r2, #16384
 654 0042 1A66     		str	r2, [r3, #96]
1308:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 655              		.loc 2 1308 3 view .LVU166
1308:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 656              		.loc 2 1308 12 is_stmt 0 view .LVU167
 657 0044 1A6E     		ldr	r2, [r3, #96]
 658 0046 02F48042 		and	r2, r2, #16384
1308:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
ARM GAS  /tmp/ccOkk4m8.s 			page 46


 659              		.loc 2 1308 10 view .LVU168
 660 004a 0292     		str	r2, [sp, #8]
1309:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 661              		.loc 2 1309 3 is_stmt 1 view .LVU169
 662 004c 029A     		ldr	r2, [sp, #8]
 663              	.LVL39:
1309:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 664              		.loc 2 1309 3 is_stmt 0 view .LVU170
 665              	.LBE45:
 666              	.LBE44:
 298:src/system/stm32wlxx_hal_msp.c ****     /**USART1 GPIO Configuration
 667              		.loc 1 298 5 is_stmt 1 view .LVU171
 668              	.LBB46:
 669              	.LBI46:
 449:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 670              		.loc 2 449 22 view .LVU172
 671              	.LBB47:
 451:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 672              		.loc 2 451 3 view .LVU173
 452:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 673              		.loc 2 452 3 view .LVU174
 674 004e DA6C     		ldr	r2, [r3, #76]
 675 0050 42F00102 		orr	r2, r2, #1
 676 0054 DA64     		str	r2, [r3, #76]
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 677              		.loc 2 454 3 view .LVU175
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 678              		.loc 2 454 12 is_stmt 0 view .LVU176
 679 0056 DB6C     		ldr	r3, [r3, #76]
 680 0058 03F00103 		and	r3, r3, #1
 454:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 681              		.loc 2 454 10 view .LVU177
 682 005c 0193     		str	r3, [sp, #4]
 455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 683              		.loc 2 455 3 is_stmt 1 view .LVU178
 684 005e 019B     		ldr	r3, [sp, #4]
 685              	.LVL40:
 455:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 686              		.loc 2 455 3 is_stmt 0 view .LVU179
 687              	.LBE47:
 688              	.LBE46:
 303:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 689              		.loc 1 303 5 is_stmt 1 view .LVU180
 303:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 690              		.loc 1 303 25 is_stmt 0 view .LVU181
 691 0060 4FF4C063 		mov	r3, #1536
 692 0064 1193     		str	r3, [sp, #68]
 304:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 693              		.loc 1 304 5 is_stmt 1 view .LVU182
 304:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 694              		.loc 1 304 26 is_stmt 0 view .LVU183
 695 0066 0223     		movs	r3, #2
 696 0068 1293     		str	r3, [sp, #72]
 305:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 697              		.loc 1 305 5 is_stmt 1 view .LVU184
 305:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 698              		.loc 1 305 26 is_stmt 0 view .LVU185
ARM GAS  /tmp/ccOkk4m8.s 			page 47


 699 006a 0023     		movs	r3, #0
 700 006c 1393     		str	r3, [sp, #76]
 306:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 701              		.loc 1 306 5 is_stmt 1 view .LVU186
 306:src/system/stm32wlxx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 702              		.loc 1 306 27 is_stmt 0 view .LVU187
 703 006e 1493     		str	r3, [sp, #80]
 307:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 704              		.loc 1 307 5 is_stmt 1 view .LVU188
 307:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 705              		.loc 1 307 31 is_stmt 0 view .LVU189
 706 0070 0723     		movs	r3, #7
 707 0072 1593     		str	r3, [sp, #84]
 308:src/system/stm32wlxx_hal_msp.c **** 
 708              		.loc 1 308 5 is_stmt 1 view .LVU190
 709 0074 11A9     		add	r1, sp, #68
 710 0076 4FF09040 		mov	r0, #1207959552
 711 007a FFF7FEFF 		bl	HAL_GPIO_Init
 712              	.LVL41:
 713              		.loc 1 316 1 is_stmt 0 view .LVU191
 714 007e D0E7     		b	.L31
 715              	.L36:
 292:src/system/stm32wlxx_hal_msp.c ****     }
 716              		.loc 1 292 7 is_stmt 1 view .LVU192
 717 0080 FFF7FEFF 		bl	Error_Handler
 718              	.LVL42:
 719 0084 D8E7     		b	.L33
 720              	.L38:
 721 0086 00BF     		.align	2
 722              	.L37:
 723 0088 00380140 		.word	1073821696
 724              		.cfi_endproc
 725              	.LFE852:
 727              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 728              		.align	1
 729              		.global	HAL_UART_MspDeInit
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 734              	HAL_UART_MspDeInit:
 735              	.LVL43:
 736              	.LFB853:
 317:src/system/stm32wlxx_hal_msp.c **** 
 318:src/system/stm32wlxx_hal_msp.c **** /**
 319:src/system/stm32wlxx_hal_msp.c ****   * @brief UART MSP De-Initialization
 320:src/system/stm32wlxx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 321:src/system/stm32wlxx_hal_msp.c ****   * @param huart: UART handle pointer
 322:src/system/stm32wlxx_hal_msp.c ****   * @retval None
 323:src/system/stm32wlxx_hal_msp.c ****   */
 324:src/system/stm32wlxx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 325:src/system/stm32wlxx_hal_msp.c **** {
 737              		.loc 1 325 1 view -0
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 0
 740              		@ frame_needed = 0, uses_anonymous_args = 0
 741              		.loc 1 325 1 is_stmt 0 view .LVU194
 742 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccOkk4m8.s 			page 48


 743              	.LCFI17:
 744              		.cfi_def_cfa_offset 8
 745              		.cfi_offset 3, -8
 746              		.cfi_offset 14, -4
 326:src/system/stm32wlxx_hal_msp.c ****   if(huart->Instance==USART1)
 747              		.loc 1 326 3 is_stmt 1 view .LVU195
 748              		.loc 1 326 11 is_stmt 0 view .LVU196
 749 0002 0268     		ldr	r2, [r0]
 750              		.loc 1 326 5 view .LVU197
 751 0004 084B     		ldr	r3, .L43
 752 0006 9A42     		cmp	r2, r3
 753 0008 00D0     		beq	.L42
 754              	.LVL44:
 755              	.L39:
 327:src/system/stm32wlxx_hal_msp.c ****   {
 328:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 0 */
 329:src/system/stm32wlxx_hal_msp.c **** 
 330:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 0 */
 331:src/system/stm32wlxx_hal_msp.c ****     /* Peripheral clock disable */
 332:src/system/stm32wlxx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 333:src/system/stm32wlxx_hal_msp.c **** 
 334:src/system/stm32wlxx_hal_msp.c ****     /**USART1 GPIO Configuration
 335:src/system/stm32wlxx_hal_msp.c ****     PA9     ------> USART1_TX
 336:src/system/stm32wlxx_hal_msp.c ****     PA10     ------> USART1_RX
 337:src/system/stm32wlxx_hal_msp.c ****     */
 338:src/system/stm32wlxx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 339:src/system/stm32wlxx_hal_msp.c **** 
 340:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE BEGIN USART1_MspDeInit 1 */
 341:src/system/stm32wlxx_hal_msp.c **** 
 342:src/system/stm32wlxx_hal_msp.c ****     /* USER CODE END USART1_MspDeInit 1 */
 343:src/system/stm32wlxx_hal_msp.c ****   }
 344:src/system/stm32wlxx_hal_msp.c **** 
 345:src/system/stm32wlxx_hal_msp.c **** }
 756              		.loc 1 345 1 view .LVU198
 757 000a 08BD     		pop	{r3, pc}
 758              	.LVL45:
 759              	.L42:
 332:src/system/stm32wlxx_hal_msp.c **** 
 760              		.loc 1 332 5 is_stmt 1 view .LVU199
 761              	.LBB48:
 762              	.LBI48:
1351:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** {
 763              		.loc 2 1351 22 view .LVU200
 764              	.LBB49:
1353:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 765              		.loc 2 1353 3 view .LVU201
 766 000c 4FF0B042 		mov	r2, #1476395008
 767 0010 136E     		ldr	r3, [r2, #96]
 768 0012 23F48043 		bic	r3, r3, #16384
 769 0016 1366     		str	r3, [r2, #96]
 770              	.LVL46:
1353:external/drivers/stm32wlxx/include/stm32wlxx_ll_bus.h **** }
 771              		.loc 2 1353 3 is_stmt 0 view .LVU202
 772              	.LBE49:
 773              	.LBE48:
 338:src/system/stm32wlxx_hal_msp.c **** 
 774              		.loc 1 338 5 is_stmt 1 view .LVU203
ARM GAS  /tmp/ccOkk4m8.s 			page 49


 775 0018 4FF4C061 		mov	r1, #1536
 776 001c 4FF09040 		mov	r0, #1207959552
 777              	.LVL47:
 338:src/system/stm32wlxx_hal_msp.c **** 
 778              		.loc 1 338 5 is_stmt 0 view .LVU204
 779 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 780              	.LVL48:
 781              		.loc 1 345 1 view .LVU205
 782 0024 F1E7     		b	.L39
 783              	.L44:
 784 0026 00BF     		.align	2
 785              	.L43:
 786 0028 00380140 		.word	1073821696
 787              		.cfi_endproc
 788              	.LFE853:
 790              		.text
 791              	.Letext0:
 792              		.file 3 "/usr/share/arm-gnu-toolchain-13.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/machine
 793              		.file 4 "/usr/share/arm-gnu-toolchain-13.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys/_st
 794              		.file 5 "external/drivers/cmsis/include/stm32wle5xx.h"
 795              		.file 6 "external/drivers/stm32wlxx/include/stm32wlxx_hal_def.h"
 796              		.file 7 "external/drivers/stm32wlxx/include/stm32wlxx_hal_dma.h"
 797              		.file 8 "external/drivers/stm32wlxx/include/stm32wlxx_hal_gpio.h"
 798              		.file 9 "external/drivers/stm32wlxx/include/stm32wlxx_hal_rcc_ex.h"
 799              		.file 10 "external/drivers/stm32wlxx/include/stm32wlxx_hal_spi.h"
 800              		.file 11 "external/drivers/stm32wlxx/include/stm32wlxx_hal_subghz.h"
 801              		.file 12 "external/drivers/stm32wlxx/include/stm32wlxx_hal_tim.h"
 802              		.file 13 "external/drivers/stm32wlxx/include/stm32wlxx_hal_uart.h"
 803              		.file 14 "external/drivers/stm32wlxx/include/stm32wlxx_ll_dma.h"
 804              		.file 15 "src/system/init.h"
 805              		.file 16 "<built-in>"
ARM GAS  /tmp/ccOkk4m8.s 			page 50


DEFINED SYMBOLS
                            *ABS*:00000000 stm32wlxx_hal_msp.c
     /tmp/ccOkk4m8.s:19     .text.HAL_MspInit:00000000 $t
     /tmp/ccOkk4m8.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccOkk4m8.s:38     .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccOkk4m8.s:44     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccOkk4m8.s:205    .text.HAL_SPI_MspInit:00000088 $d
     /tmp/ccOkk4m8.s:211    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccOkk4m8.s:217    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccOkk4m8.s:274    .text.HAL_SPI_MspDeInit:00000030 $d
     /tmp/ccOkk4m8.s:280    .text.HAL_SUBGHZ_MspInit:00000000 $t
     /tmp/ccOkk4m8.s:286    .text.HAL_SUBGHZ_MspInit:00000000 HAL_SUBGHZ_MspInit
     /tmp/ccOkk4m8.s:332    .text.HAL_SUBGHZ_MspDeInit:00000000 $t
     /tmp/ccOkk4m8.s:338    .text.HAL_SUBGHZ_MspDeInit:00000000 HAL_SUBGHZ_MspDeInit
     /tmp/ccOkk4m8.s:366    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/ccOkk4m8.s:372    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/ccOkk4m8.s:426    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/ccOkk4m8.s:432    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/ccOkk4m8.s:524    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/ccOkk4m8.s:530    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/ccOkk4m8.s:569    .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccOkk4m8.s:575    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccOkk4m8.s:723    .text.HAL_UART_MspInit:00000088 $d
     /tmp/ccOkk4m8.s:728    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccOkk4m8.s:734    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccOkk4m8.s:786    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
