Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 19 13:37:56 2025
| Host         : LAPTOP-CL53OIRE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_timing_summary_routed.rpt -pb AES_timing_summary_routed.pb -rpx AES_timing_summary_routed.rpx -warn_on_violation
| Design       : AES
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12        4.500        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         4.500        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y47  d128_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y47  d192_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y43  d256_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y43  e128_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y45  e128_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y45  e128_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  d128_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  d128_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  d192_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  d192_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  d256_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  d256_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  e128_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  e128_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  e128_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  e128_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  d128_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  d128_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  d192_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y47  d192_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  d256_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  d256_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  e128_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y43  e128_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  e128_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  e128_reg_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e128_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e256
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.993ns (70.538%)  route 1.668ns (29.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  e128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  e128_reg/Q
                         net (fo=1, routed)           1.668     7.765    e256_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537    11.302 r  e256_OBUF_inst/O
                         net (fo=0)                   0.000    11.302    e256
    V22                                                               r  e256 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d256_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d256
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.987ns (70.538%)  route 1.665ns (29.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  d256_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  d256_reg/Q
                         net (fo=1, routed)           1.665     7.763    d256_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531    11.294 r  d256_OBUF_inst/O
                         net (fo=0)                   0.000    11.294    d256
    W22                                                               r  d256 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e128_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e128
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 3.978ns (70.396%)  route 1.673ns (29.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  e128_reg_lopt_replica/Q
                         net (fo=1, routed)           1.673     7.770    e128_reg_lopt_replica_1
    T22                  OBUF (Prop_obuf_I_O)         3.522    11.293 r  e128_OBUF_inst/O
                         net (fo=0)                   0.000    11.293    e128
    T22                                                               r  e128 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d128_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d128
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.643ns  (logic 3.970ns (70.351%)  route 1.673ns (29.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.880     5.642    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  d128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  d128_reg/Q
                         net (fo=1, routed)           1.673     7.771    d128_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    11.285 r  d128_OBUF_inst/O
                         net (fo=0)                   0.000    11.285    d128
    T21                                                               r  d128 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e128_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e192
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.513ns  (logic 3.987ns (72.326%)  route 1.526ns (27.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  e128_reg_lopt_replica_2/Q
                         net (fo=1, routed)           1.526     7.623    e128_reg_lopt_replica_2_1
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.154 r  e192_OBUF_inst/O
                         net (fo=0)                   0.000    11.154    e192
    U22                                                               r  e192 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d192_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d192
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.511ns  (logic 3.986ns (72.320%)  route 1.526ns (27.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.880     5.642    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  d192_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  d192_reg/Q
                         net (fo=1, routed)           1.526     7.624    d192_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530    11.154 r  d192_OBUF_inst/O
                         net (fo=0)                   0.000    11.154    d192
    U21                                                               r  d192 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d192_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d192
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.652ns  (logic 1.372ns (83.021%)  route 0.281ns (16.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.641     1.588    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  d192_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  d192_reg/Q
                         net (fo=1, routed)           0.281     2.009    d192_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.240 r  d192_OBUF_inst/O
                         net (fo=0)                   0.000     3.240    d192
    U21                                                               r  d192 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e128_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e192
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.654ns  (logic 1.373ns (83.034%)  route 0.281ns (16.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  e128_reg_lopt_replica_2/Q
                         net (fo=1, routed)           0.281     2.008    e128_reg_lopt_replica_2_1
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.240 r  e192_OBUF_inst/O
                         net (fo=0)                   0.000     3.240    e192
    U22                                                               r  e192 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d128_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d128
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 1.356ns (80.518%)  route 0.328ns (19.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.641     1.588    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  d128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  d128_reg/Q
                         net (fo=1, routed)           0.328     2.057    d128_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.272 r  d128_OBUF_inst/O
                         net (fo=0)                   0.000     3.272    d128
    T21                                                               r  d128 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e128_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e128
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.692ns  (logic 1.364ns (80.617%)  route 0.328ns (19.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  e128_reg_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.056    e128_reg_lopt_replica_1
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.279 r  e128_OBUF_inst/O
                         net (fo=0)                   0.000     3.279    e128
    T22                                                               r  e128 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d256_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d256
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.373ns (80.513%)  route 0.332ns (19.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  d256_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  d256_reg/Q
                         net (fo=1, routed)           0.332     2.060    d256_OBUF
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.292 r  d256_OBUF_inst/O
                         net (fo=0)                   0.000     3.292    d256
    W22                                                               r  d256 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e128_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e256
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.379ns (80.369%)  route 0.337ns (19.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  e128_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  e128_reg/Q
                         net (fo=1, routed)           0.337     2.065    e256_OBUF
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.302 r  e256_OBUF_inst/O
                         net (fo=0)                   0.000     3.302    e256
    V22                                                               r  e256 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            d256_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.034ns  (logic 1.566ns (38.811%)  route 2.469ns (61.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  enable_IBUF_inst/O
                         net (fo=1, routed)           1.469     2.911    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     3.035 r  d256_i_1/O
                         net (fo=6, routed)           0.999     4.034    d256_i_1_n_0
    SLICE_X113Y43        FDRE                                         r  d256_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.699     5.182    clk_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  d256_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            e128_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.034ns  (logic 1.566ns (38.811%)  route 2.469ns (61.189%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  enable_IBUF_inst/O
                         net (fo=1, routed)           1.469     2.911    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     3.035 r  d256_i_1/O
                         net (fo=6, routed)           0.999     4.034    d256_i_1_n_0
    SLICE_X113Y43        FDRE                                         r  e128_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.699     5.182    clk_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  e128_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            d128_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 1.566ns (39.533%)  route 2.395ns (60.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  enable_IBUF_inst/O
                         net (fo=1, routed)           1.469     2.911    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     3.035 r  d256_i_1/O
                         net (fo=6, routed)           0.926     3.961    d256_i_1_n_0
    SLICE_X113Y47        FDRE                                         r  d128_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.700     5.183    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  d128_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            d192_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 1.566ns (39.533%)  route 2.395ns (60.467%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  enable_IBUF_inst/O
                         net (fo=1, routed)           1.469     2.911    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     3.035 r  d256_i_1/O
                         net (fo=6, routed)           0.926     3.961    d256_i_1_n_0
    SLICE_X113Y47        FDRE                                         r  d192_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.700     5.183    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  d192_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            e128_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 1.566ns (40.248%)  route 2.324ns (59.752%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  enable_IBUF_inst/O
                         net (fo=1, routed)           1.469     2.911    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     3.035 r  d256_i_1/O
                         net (fo=6, routed)           0.855     3.890    d256_i_1_n_0
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.699     5.182    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            e128_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 1.566ns (40.248%)  route 2.324ns (59.752%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  enable_IBUF_inst/O
                         net (fo=1, routed)           1.469     2.911    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.124     3.035 r  d256_i_1/O
                         net (fo=6, routed)           0.855     3.890    d256_i_1_n_0
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           1.699     5.182    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            e128_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.255ns (21.635%)  route 0.923ns (78.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.592     0.802    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  d256_i_1/O
                         net (fo=6, routed)           0.331     1.178    d256_i_1_n_0
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            e128_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.255ns (21.635%)  route 0.923ns (78.365%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.592     0.802    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  d256_i_1/O
                         net (fo=6, routed)           0.331     1.178    d256_i_1_n_0
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  e128_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            d128_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.255ns (21.464%)  route 0.933ns (78.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.592     0.802    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  d256_i_1/O
                         net (fo=6, routed)           0.341     1.188    d256_i_1_n_0
    SLICE_X113Y47        FDRE                                         r  d128_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.912     2.106    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  d128_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            d192_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.255ns (21.464%)  route 0.933ns (78.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.592     0.802    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  d256_i_1/O
                         net (fo=6, routed)           0.341     1.188    d256_i_1_n_0
    SLICE_X113Y47        FDRE                                         r  d192_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.912     2.106    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  d192_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            d256_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.255ns (20.586%)  route 0.984ns (79.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.592     0.802    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  d256_i_1/O
                         net (fo=6, routed)           0.391     1.238    d256_i_1_n_0
    SLICE_X113Y43        FDRE                                         r  d256_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  d256_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            e128_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.255ns (20.586%)  route 0.984ns (79.414%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M20                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  enable_IBUF_inst/O
                         net (fo=1, routed)           0.592     0.802    enable_IBUF
    SLICE_X113Y54        LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  d256_i_1/O
                         net (fo=6, routed)           0.391     1.238    d256_i_1_n_0
    SLICE_X113Y43        FDRE                                         r  e128_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=6, routed)           0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y43        FDRE                                         r  e128_reg/C





