# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/sim/Mult_Add_Pipelined_NC.vhd" \
"../../../../MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/sim/Mult_Add_Pipelined_COL.vhd" \

# Do not sort compile order
nosort
