

================================================================
== Vitis HLS Report for 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'
================================================================
* Date:           Sat May  4 12:09:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.422 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16398|    16398|  56.114 us|  56.114 us|  16398|  16398|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_10_2  |    16396|    16396|        17|          4|          1|  4096|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    133|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     584|    136|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    178|    -|
|Register         |        -|    -|     327|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     911|    479|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |add_64ns_64ns_64_2_1_U237  |add_64ns_64ns_64_2_1  |        0|   0|  292|  68|    0|
    |add_64ns_64ns_64_2_1_U238  |add_64ns_64ns_64_2_1  |        0|   0|  292|  68|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |Total                      |                      |        0|   0|  584| 136|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_242_p2         |         +|   0|  0|   7|           7|           1|
    |add_ln9_1_fu_186_p2        |         +|   0|  0|   7|           7|           1|
    |add_ln9_fu_154_p2          |         +|   0|  0|  13|          13|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage2_11001  |       and|   0|  0|   1|           1|           1|
    |ap_block_state4_io         |       and|   0|  0|   1|           1|           1|
    |icmp_ln10_fu_172_p2        |      icmp|   0|  0|   8|           7|           8|
    |icmp_ln24_1_fu_281_p2      |      icmp|   0|  0|   8|           8|           8|
    |icmp_ln24_2_fu_293_p2      |      icmp|   0|  0|   8|           8|           8|
    |icmp_ln24_fu_271_p2        |      icmp|   0|  0|   8|           8|           8|
    |icmp_ln9_fu_148_p2         |      icmp|   0|  0|  14|          13|          14|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage3_11001  |        or|   0|  0|   1|           1|           1|
    |tmp1_fu_227_p2             |        or|   0|  0|  14|          14|           8|
    |max_val_1_fu_275_p3        |    select|   0|  0|   8|           1|           8|
    |max_val_2_fu_286_p3        |    select|   0|  0|   8|           1|           8|
    |select_ln24_fu_298_p3      |    select|   0|  0|   8|           1|           8|
    |select_ln9_1_fu_192_p3     |    select|   0|  0|   7|           1|           7|
    |select_ln9_fu_178_p3       |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 133|          97|          97|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_x_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_y_load               |   9|          2|    7|         14|
    |gmem2_blk_n_AR                        |   9|          2|    1|          2|
    |gmem2_blk_n_R                         |   9|          2|    1|          2|
    |gmem3_blk_n_W                         |   9|          2|    1|          2|
    |indvar_flatten_fu_78                  |   9|          2|   13|         26|
    |m_axi_gmem2_ARADDR                    |  13|          3|   64|        192|
    |x_fu_70                               |   9|          2|    7|         14|
    |y_fu_74                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 178|         40|  129|        325|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln10_reg_376                  |   7|   0|    7|          0|
    |add_ln9_reg_336                   |  13|   0|   13|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_47_reg_361                  |   6|   0|    6|          0|
    |empty_reg_356                     |   6|   0|    6|          0|
    |gmem2_addr_1_reg_387              |  64|   0|   64|          0|
    |gmem2_addr_reg_381                |  64|   0|   64|          0|
    |icmp_ln9_reg_332                  |   1|   0|    1|          0|
    |indvar_flatten_fu_78              |  13|   0|   13|          0|
    |input_val_4_reg_393               |   8|   0|    8|          0|
    |input_val_reg_399                 |   8|   0|    8|          0|
    |max_val_1_reg_405                 |   8|   0|    8|          0|
    |max_val_2_reg_411                 |   8|   0|    8|          0|
    |reg_126                           |   8|   0|    8|          0|
    |select_ln24_reg_417               |   8|   0|    8|          0|
    |select_ln9_1_reg_351              |   7|   0|    7|          0|
    |select_ln9_reg_346                |   7|   0|    7|          0|
    |x_fu_70                           |   7|   0|    7|          0|
    |y_fu_74                           |   7|   0|    7|          0|
    |icmp_ln9_reg_332                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 327|  32|  264|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|    8|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|    8|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|   11|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                                             gmem2|       pointer|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|    8|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|    8|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|   11|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|                                             gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|                                             gmem3|       pointer|
|pool_out_1            |   in|   64|     ap_none|                                        pool_out_1|        scalar|
|pool_in_1             |   in|   64|     ap_none|                                         pool_in_1|        scalar|
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 20 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 21 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 16384, void @empty, void @empty_1, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem3, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 16384, void @empty_6, void @empty_1, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pool_in_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pool_in_1"   --->   Operation 25 'read' 'pool_in_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pool_out_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pool_out_1"   --->   Operation 26 'read' 'pool_out_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln9 = store i7 0, i7 %y" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 28 'store' 'store_ln9' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln10 = store i7 0, i7 %x" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 29 'store' 'store_ln10' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_15_3"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.53ns)   --->   "%icmp_ln9 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 32 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.53ns)   --->   "%add_ln9 = add i13 %indvar_flatten_load, i13 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 33 'add' 'add_ln9' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc27, void %for.end29.exitStub" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 34 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 35 'load' 'x_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 36 'load' 'y_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i8 %gmem3, i64 %pool_out_1_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 37 'getelementptr' 'gmem3_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.31ns)   --->   "%icmp_ln10 = icmp_eq  i7 %x_load, i7 64" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 38 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.80ns)   --->   "%select_ln9 = select i1 %icmp_ln10, i7 0, i7 %x_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 39 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.31ns)   --->   "%add_ln9_1 = add i7 %y_load, i7 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 40 'add' 'add_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.80ns)   --->   "%select_ln9_1 = select i1 %icmp_ln10, i7 %add_ln9_1, i7 %y_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 41 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 42 'trunc' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_47 = trunc i7 %select_ln9_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 43 'trunc' 'empty_47' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i1.i6.i1, i6 %empty_47, i1 0, i6 %empty, i1 0" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast1 = zext i14 %tmp_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 45 'zext' 'p_cast1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.09ns)   --->   "%empty_48 = add i64 %pool_in_1_read, i64 %p_cast1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 46 'add' 'empty_48' <Predicate = (!icmp_ln9)> <Delay = 2.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp1 = or i14 %tmp_1, i14 128" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 47 'or' 'tmp1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i14 %tmp1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 48 'zext' 'tmp1_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.09ns)   --->   "%empty_50 = add i64 %tmp1_cast, i64 %pool_in_1_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 49 'add' 'empty_50' <Predicate = (!icmp_ln9)> <Delay = 2.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.31ns)   --->   "%add_ln10 = add i7 %select_ln9, i7 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 50 'add' 'add_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln9 = store i13 %add_ln9, i13 %indvar_flatten" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 51 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.29>
ST_2 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln9 = store i7 %select_ln9_1, i7 %y" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 52 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 53 [1/2] (2.09ns)   --->   "%empty_48 = add i64 %pool_in_1_read, i64 %p_cast1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 53 'add' 'empty_48' <Predicate = (!icmp_ln9)> <Delay = 2.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i64 %empty_48" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 54 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (2.09ns)   --->   "%empty_50 = add i64 %tmp1_cast, i64 %pool_in_1_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 55 'add' 'empty_50' <Predicate = (!icmp_ln9)> <Delay = 2.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i8 %gmem2, i64 %empty_50" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 56 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln10 = store i7 %add_ln10, i7 %x" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 57 'store' 'store_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.29>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 58 [8/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 58 'readreq' 'empty_49' <Predicate = (!icmp_ln9)> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 59 [7/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 59 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 60 [6/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 60 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 61 [8/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 61 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 62 [5/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 62 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 63 [7/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 63 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.40>
ST_8 : Operation 64 [4/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 64 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [6/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 65 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.40>
ST_9 : Operation 66 [3/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 66 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 67 [5/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 67 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.40>
ST_10 : Operation 68 [2/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 68 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 69 [4/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 69 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.40>
ST_11 : Operation 70 [1/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 70 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 71 [3/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 71 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.40>
ST_12 : Operation 72 [1/1] (2.40ns)   --->   "%input_val_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem2_addr" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21]   --->   Operation 72 'read' 'input_val_4' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 73 [2/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 73 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.40>
ST_13 : Operation 74 [1/1] (2.40ns)   --->   "%input_val = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem2_addr" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21]   --->   Operation 74 'read' 'input_val' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 75 [1/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 75 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.40>
ST_14 : Operation 76 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp_ugt  i8 %input_val, i8 %input_val_4" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 76 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.44ns)   --->   "%max_val_1 = select i1 %icmp_ln24, i8 %input_val, i8 %input_val_4" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 77 'select' 'max_val_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 78 [1/1] (2.40ns)   --->   "%input_val_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem2_addr_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21]   --->   Operation 78 'read' 'input_val_2' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.40>
ST_15 : Operation 79 [1/1] (1.30ns)   --->   "%icmp_ln24_1 = icmp_ugt  i8 %input_val_2, i8 %max_val_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 79 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.44ns)   --->   "%max_val_2 = select i1 %icmp_ln24_1, i8 %input_val_2, i8 %max_val_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 80 'select' 'max_val_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 81 [1/1] (2.40ns)   --->   "%input_val_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem2_addr_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21]   --->   Operation 81 'read' 'input_val_3' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.75>
ST_16 : Operation 82 [1/1] (1.30ns)   --->   "%icmp_ln24_2 = icmp_ugt  i8 %input_val_3, i8 %max_val_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 82 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (0.44ns)   --->   "%select_ln24 = select i1 %icmp_ln24_2, i8 %input_val_3, i8 %max_val_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 83 'select' 'select_ln24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.40>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 86 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (2.40ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem3_addr, i8 %select_ln24, i1 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:37]   --->   Operation 87 'write' 'write_ln37' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_15_3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 88 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pool_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 011100000000000000]
y                     (alloca           ) [ 011000000000000000]
indvar_flatten        (alloca           ) [ 011000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
pool_in_1_read        (read             ) [ 001100000000000000]
pool_out_1_read       (read             ) [ 000000000000000000]
store_ln0             (store            ) [ 000000000000000000]
store_ln9             (store            ) [ 000000000000000000]
store_ln10            (store            ) [ 000000000000000000]
br_ln0                (br               ) [ 000000000000000000]
indvar_flatten_load   (load             ) [ 000000000000000000]
icmp_ln9              (icmp             ) [ 011111111111110000]
add_ln9               (add              ) [ 001000000000000000]
br_ln9                (br               ) [ 000000000000000000]
x_load                (load             ) [ 000000000000000000]
y_load                (load             ) [ 000000000000000000]
gmem3_addr            (getelementptr    ) [ 011111111111111111]
icmp_ln10             (icmp             ) [ 000000000000000000]
select_ln9            (select           ) [ 001000000000000000]
add_ln9_1             (add              ) [ 000000000000000000]
select_ln9_1          (select           ) [ 001000000000000000]
empty                 (trunc            ) [ 001000000000000000]
empty_47              (trunc            ) [ 001000000000000000]
tmp_1                 (bitconcatenate   ) [ 000000000000000000]
p_cast1               (zext             ) [ 000100000000000000]
tmp1                  (or               ) [ 000000000000000000]
tmp1_cast             (zext             ) [ 000100000000000000]
add_ln10              (add              ) [ 000100000000000000]
store_ln9             (store            ) [ 000000000000000000]
store_ln9             (store            ) [ 000000000000000000]
empty_48              (add              ) [ 000000000000000000]
gmem2_addr            (getelementptr    ) [ 011111111111110000]
empty_50              (add              ) [ 000000000000000000]
gmem2_addr_1          (getelementptr    ) [ 011111111111111100]
store_ln10            (store            ) [ 000000000000000000]
empty_49              (readreq          ) [ 000000000000000000]
input_val_4           (read             ) [ 011000000000011000]
input_val             (read             ) [ 001000000000001000]
empty_51              (readreq          ) [ 000000000000000000]
icmp_ln24             (icmp             ) [ 000000000000000000]
max_val_1             (select           ) [ 000100000000000100]
input_val_2           (read             ) [ 000100000000000100]
icmp_ln24_1           (icmp             ) [ 000000000000000000]
max_val_2             (select           ) [ 000010000000000010]
input_val_3           (read             ) [ 000010000000000010]
icmp_ln24_2           (icmp             ) [ 000000000000000000]
select_ln24           (select           ) [ 010000000000000001]
specloopname_ln0      (specloopname     ) [ 000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000]
specpipeline_ln10     (specpipeline     ) [ 000000000000000000]
write_ln37            (write            ) [ 000000000000000000]
br_ln10               (br               ) [ 000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_out_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool_in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_in_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i1.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="y_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pool_in_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_in_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="pool_out_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool_out_1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_readreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="1"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_49/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_readreq_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="3"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_51/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="9"/>
<pin id="111" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_val_4/12 input_val/13 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_read_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="11"/>
<pin id="116" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_val_2/14 input_val_3/15 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln37_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="16"/>
<pin id="121" dir="0" index="2" bw="8" slack="1"/>
<pin id="122" dir="0" index="3" bw="1" slack="0"/>
<pin id="123" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/17 "/>
</bind>
</comp>

<comp id="126" class="1005" name="reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="1"/>
<pin id="128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_val_2 input_val_3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="13" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln9_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="7" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln10_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="indvar_flatten_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln9_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="13" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln9_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="y_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="gmem3_addr_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln10_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln9_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="7" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln9_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln9_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="empty_47_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_47/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="14" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="1"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="0" index="3" bw="6" slack="1"/>
<pin id="213" dir="0" index="4" bw="1" slack="0"/>
<pin id="214" dir="1" index="5" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_cast1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="0" index="1" bw="14" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_48/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="0"/>
<pin id="229" dir="0" index="1" bw="14" slack="0"/>
<pin id="230" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp1_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="1"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_50/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln10_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="1"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln9_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="1"/>
<pin id="249" dir="0" index="1" bw="13" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln9_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="1"/>
<pin id="253" dir="0" index="1" bw="7" slack="1"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="gmem2_addr_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="gmem2_addr_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln10_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="1"/>
<pin id="269" dir="0" index="1" bw="7" slack="2"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln24_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="1"/>
<pin id="273" dir="0" index="1" bw="8" slack="2"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/14 "/>
</bind>
</comp>

<comp id="275" class="1004" name="max_val_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="1"/>
<pin id="278" dir="0" index="2" bw="8" slack="2"/>
<pin id="279" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_1/14 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln24_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="0" index="1" bw="8" slack="1"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/15 "/>
</bind>
</comp>

<comp id="286" class="1004" name="max_val_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="1"/>
<pin id="289" dir="0" index="2" bw="8" slack="1"/>
<pin id="290" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_2/15 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln24_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="0" index="1" bw="8" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_2/16 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln24_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="1"/>
<pin id="301" dir="0" index="2" bw="8" slack="1"/>
<pin id="302" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/16 "/>
</bind>
</comp>

<comp id="305" class="1005" name="x_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="312" class="1005" name="y_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="319" class="1005" name="indvar_flatten_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="0"/>
<pin id="321" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="326" class="1005" name="pool_in_1_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pool_in_1_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="icmp_ln9_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="336" class="1005" name="add_ln9_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="1"/>
<pin id="338" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="341" class="1005" name="gmem3_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="16"/>
<pin id="343" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="select_ln9_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="1"/>
<pin id="348" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="351" class="1005" name="select_ln9_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="1"/>
<pin id="353" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln9_1 "/>
</bind>
</comp>

<comp id="356" class="1005" name="empty_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="1"/>
<pin id="358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="361" class="1005" name="empty_47_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="1"/>
<pin id="363" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_47 "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_cast1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp1_cast_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_cast "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln10_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="1"/>
<pin id="378" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="381" class="1005" name="gmem2_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="gmem2_addr_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="3"/>
<pin id="389" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="input_val_4_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="2"/>
<pin id="395" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_val_4 "/>
</bind>
</comp>

<comp id="399" class="1005" name="input_val_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_val "/>
</bind>
</comp>

<comp id="405" class="1005" name="max_val_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="max_val_2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_val_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="select_ln24_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="112"><net_src comp="54" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="129"><net_src comp="113" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="88" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="160" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="160" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="163" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="172" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="163" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="178" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="192" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="44" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="221"><net_src comp="208" pin="5"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="208" pin="5"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="259"><net_src comp="6" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="222" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="6" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="237" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="126" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="126" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="126" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="126" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="70" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="315"><net_src comp="74" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="322"><net_src comp="78" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="329"><net_src comp="82" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="335"><net_src comp="148" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="154" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="344"><net_src comp="166" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="349"><net_src comp="178" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="354"><net_src comp="192" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="359"><net_src comp="200" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="364"><net_src comp="204" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="369"><net_src comp="218" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="374"><net_src comp="233" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="379"><net_src comp="242" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="384"><net_src comp="255" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="390"><net_src comp="261" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="396"><net_src comp="108" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="402"><net_src comp="108" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="408"><net_src comp="275" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="414"><net_src comp="286" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="420"><net_src comp="298" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {17 }
	Port: gmem2 | {}
 - Input state : 
	Port: pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 : gmem3 | {}
	Port: pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 : pool_out_1 | {1 }
	Port: pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 : pool_in_1 | {1 }
	Port: pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2 : gmem2 | {4 5 6 7 8 9 10 11 12 13 14 15 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln9 : 1
		store_ln10 : 1
		indvar_flatten_load : 1
		icmp_ln9 : 2
		add_ln9 : 2
		br_ln9 : 3
		x_load : 1
		y_load : 1
		icmp_ln10 : 2
		select_ln9 : 3
		add_ln9_1 : 2
		select_ln9_1 : 3
		empty : 4
		empty_47 : 4
	State 2
		p_cast1 : 1
		empty_48 : 2
		tmp1 : 1
		tmp1_cast : 1
		empty_50 : 2
	State 3
		gmem2_addr : 1
		gmem2_addr_1 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		max_val_1 : 1
	State 15
		max_val_2 : 1
	State 16
		select_ln24 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln9_fu_154       |    0    |    13   |
|          |      add_ln9_1_fu_186      |    0    |    7    |
|    add   |         grp_fu_222         |   292   |    68   |
|          |         grp_fu_237         |   292   |    68   |
|          |       add_ln10_fu_242      |    0    |    7    |
|----------|----------------------------|---------|---------|
|          |       icmp_ln9_fu_148      |    0    |    13   |
|          |      icmp_ln10_fu_172      |    0    |    7    |
|   icmp   |      icmp_ln24_fu_271      |    0    |    8    |
|          |     icmp_ln24_1_fu_281     |    0    |    8    |
|          |     icmp_ln24_2_fu_293     |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |      select_ln9_fu_178     |    0    |    7    |
|          |     select_ln9_1_fu_192    |    0    |    7    |
|  select  |      max_val_1_fu_275      |    0    |    8    |
|          |      max_val_2_fu_286      |    0    |    8    |
|          |     select_ln24_fu_298     |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |  pool_in_1_read_read_fu_82 |    0    |    0    |
|   read   | pool_out_1_read_read_fu_88 |    0    |    0    |
|          |       grp_read_fu_108      |    0    |    0    |
|          |       grp_read_fu_113      |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_94     |    0    |    0    |
|          |     grp_readreq_fu_101     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln37_write_fu_118  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        empty_fu_200        |    0    |    0    |
|          |       empty_47_fu_204      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_1_fu_208        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       p_cast1_fu_218       |    0    |    0    |
|          |      tmp1_cast_fu_233      |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |         tmp1_fu_227        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   584   |   245   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln10_reg_376   |    7   |
|    add_ln9_reg_336   |   13   |
|   empty_47_reg_361   |    6   |
|     empty_reg_356    |    6   |
| gmem2_addr_1_reg_387 |    8   |
|  gmem2_addr_reg_381  |    8   |
|  gmem3_addr_reg_341  |    8   |
|   icmp_ln9_reg_332   |    1   |
|indvar_flatten_reg_319|   13   |
|  input_val_4_reg_393 |    8   |
|   input_val_reg_399  |    8   |
|   max_val_1_reg_405  |    8   |
|   max_val_2_reg_411  |    8   |
|    p_cast1_reg_366   |   64   |
|pool_in_1_read_reg_326|   64   |
|        reg_126       |    8   |
|  select_ln24_reg_417 |    8   |
| select_ln9_1_reg_351 |    7   |
|  select_ln9_reg_346  |    7   |
|   tmp1_cast_reg_371  |   64   |
|       x_reg_305      |    7   |
|       y_reg_312      |    7   |
+----------------------+--------+
|         Total        |   338  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_222 |  p1  |   2  |  14  |   28   ||    9    |
| grp_fu_237 |  p0  |   2  |  14  |   28   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   56   ||  2.596  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   584  |   245  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   338  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   922  |   263  |
+-----------+--------+--------+--------+
