from vhdl_toolkit.synthetisator.interfaceLevel.unitFromHdl import UnitFromHdl

class AxiLiteBasicSlave(UnitFromHdl):
    _hdlSources = "vhdl/axiLite_basic_slave.vhd"
    

