

================================================================
== Vitis HLS Report for 'fftStageKernelS2S_64_2_1_0_0_2_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_27_12_5_3_0_complex_ap_fixed_27_13_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:11:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.465 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_FFTs_LOOP    |        ?|        ?|         ?|          -|          -|    16|        no|
        | + L_BFLYs_LOOP  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 3 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%br_ln149 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 12 'br' 'br_ln149' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_032 = phi i4 0, void, i4 %f, void"   --->   Operation 13 'phi' 'f_032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 15 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.79ns)   --->   "%f = add i4 %f_032, i4 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 16 'add' 'f' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.42ns)   --->   "%br_ln151 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 17 'br' 'br_ln151' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 4.46>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%k1 = phi i32 0, void %.split, i32 %k, void"   --->   Operation 18 'phi' 'k1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local2, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:153]   --->   Operation 22 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.01ns)   --->   "%k_7 = add i32 %k1, i32 4294967295" [../fixed/vitis_fft/hls_ssr_fft.hpp:154]   --->   Operation 23 'add' 'k_7' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:155]   --->   Operation 24 'br' 'br_ln155' <Predicate = (!tmp)> <Delay = 0.42>
ST_3 : Operation 25 [1/1] (1.93ns)   --->   "%fftOutData_local2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'fftOutData_local2_read' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_0 = trunc i128 %fftOutData_local2_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'trunc' 'X_of_ns_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_0 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local2_read, i32 32, i32 58" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'partselect' 'X_of_ns_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local2_read, i32 64, i32 90" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'X_of_ns_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local2_read, i32 96, i32 122" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'X_of_ns_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.96ns)   --->   "%add_ln712 = add i27 %X_of_ns_M_real_V_1, i27 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 30 'add' 'add_ln712' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.96ns)   --->   "%add_ln712_17 = add i27 %X_of_ns_M_imag_V_1, i27 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 31 'add' 'add_ln712_17' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%complexExpMulOut_M_real_V_0 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712, i32 1, i32 26" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 32 'partselect' 'complexExpMulOut_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%bflyOutData_M_imag_V_0 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_17, i32 1, i32 26" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 33 'partselect' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i27.i13, i27 %X_of_ns_M_real_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.03ns)   --->   "%r_V = sub i40 0, i40 %shl_ln" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 35 'sub' 'r_V' <Predicate = (tmp)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%real1_V_20 = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %r_V, i32 13, i32 39" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 36 'partselect' 'real1_V_20' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1171_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i27.i13, i27 %X_of_ns_M_imag_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 37 'bitconcatenate' 'shl_ln1171_5' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.03ns)   --->   "%r_V_23 = sub i40 0, i40 %shl_ln1171_5" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 38 'sub' 'r_V_23' <Predicate = (tmp)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%imag2_V_25 = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %r_V_23, i32 13, i32 39" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 39 'partselect' 'imag2_V_25' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.96ns)   --->   "%add_ln712_18 = add i27 %real1_V_20, i27 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 40 'add' 'add_ln712_18' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.96ns)   --->   "%add_ln712_19 = add i27 %imag2_V_25, i27 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 41 'add' 'add_ln712_19' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_24 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_18, i32 1, i32 26" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 42 'partselect' 'r_V_24' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_19, i32 1, i32 26" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 43 'partselect' 'r_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i32 %k1" [../fixed/vitis_fft/hls_ssr_fft.hpp:177]   --->   Operation 44 'trunc' 'trunc_ln177' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%index_V = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln177, i4 0"   --->   Operation 45 'bitconcatenate' 'index_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.78ns)   --->   "%index_cos_V = add i6 %index_V, i6 48"   --->   Operation 46 'add' 'index_cos_V' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k1, i32 1"   --->   Operation 47 'bitselect' 'output_negate_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.44ns)   --->   "%icmp_ln1049 = icmp_eq  i2 %trunc_ln177, i2 1"   --->   Operation 48 'icmp' 'icmp_ln1049' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.44ns)   --->   "%icmp_ln1049_13 = icmp_eq  i2 %trunc_ln177, i2 3"   --->   Operation 49 'icmp' 'icmp_ln1049_13' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.28ns)   --->   "%output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_13" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 50 'or' 'output_saturation_control_imag' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln122 = select i1 %output_saturation_control_imag, i15 24576, i15 0" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:122]   --->   Operation 51 'select' 'select_ln122' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln122_1 = select i1 %output_saturation_control_imag, i15 8192, i15 0" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:122]   --->   Operation 52 'select' 'select_ln122_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %output_negate_control_imag, i15 %select_ln122_1, i15 %select_ln122" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:122]   --->   Operation 53 'select' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 5"   --->   Operation 54 'bitselect' 'output_negate_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.78ns)   --->   "%icmp_ln1049_14 = icmp_eq  i6 %index_cos_V, i6 16"   --->   Operation 55 'icmp' 'icmp_ln1049_14' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.44ns)   --->   "%icmp_ln1049_15 = icmp_eq  i2 %trunc_ln177, i2 0"   --->   Operation 56 'icmp' 'icmp_ln1049_15' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.28ns)   --->   "%output_saturation_control_real_V = or i1 %icmp_ln1049_14, i1 %icmp_ln1049_15" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 57 'or' 'output_saturation_control_real_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%select_ln755 = select i1 %output_saturation_control_real_V, i15 24576, i15 0"   --->   Operation 58 'select' 'select_ln755' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%select_ln138 = select i1 %output_saturation_control_real_V, i15 8192, i15 0" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:138]   --->   Operation 59 'select' 'select_ln138' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Val2_25 = select i1 %output_negate_control_real_V, i15 %select_ln138, i15 %select_ln755" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:138]   --->   Operation 60 'select' 'p_Val2_25' <Predicate = (tmp)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i26 %r_V_24"   --->   Operation 61 'sext' 'sext_ln1171' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i15 %p_Val2_25"   --->   Operation 62 'sext' 'sext_ln1171_13' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 63 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i40 %sext_ln1171, i40 %sext_ln1171_13"   --->   Operation 63 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i26 %r_V_1"   --->   Operation 64 'sext' 'sext_ln1171_14' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1171_15 = sext i15 %p_Val2_s"   --->   Operation 65 'sext' 'sext_ln1171_15' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 66 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_13 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_15"   --->   Operation 66 'mul' 'mul_ln1168_13' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_14 = mul i40 %sext_ln1171, i40 %sext_ln1171_15"   --->   Operation 67 'mul' 'mul_ln1168_14' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_15 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_13"   --->   Operation 68 'mul' 'mul_ln1168_15' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.42>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node k)   --->   "%k_1 = phi i32 %k1, void, i32 %k_7, void"   --->   Operation 70 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.01ns) (out node of the LUT)   --->   "%k = add i32 %k_1, i32 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 71 'add' 'k' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %k, i32 1, i32 31" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 72 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.99ns)   --->   "%icmp_ln151 = icmp_slt  i31 %tmp_49, i31 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 73 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 74 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 75 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i40 %sext_ln1171, i40 %sext_ln1171_13"   --->   Operation 75 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_13 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_15"   --->   Operation 76 'mul' 'mul_ln1168_13' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_14 = mul i40 %sext_ln1171, i40 %sext_ln1171_15"   --->   Operation 77 'mul' 'mul_ln1168_14' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_15 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_13"   --->   Operation 78 'mul' 'mul_ln1168_15' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 79 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i40 %sext_ln1171, i40 %sext_ln1171_13"   --->   Operation 79 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_13 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_15"   --->   Operation 80 'mul' 'mul_ln1168_13' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_14 = mul i40 %sext_ln1171, i40 %sext_ln1171_15"   --->   Operation 81 'mul' 'mul_ln1168_14' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_15 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_13"   --->   Operation 82 'mul' 'mul_ln1168_15' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i26 %complexExpMulOut_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 83 'sext' 'sext_ln717' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 84 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i40 %sext_ln1171, i40 %sext_ln1171_13"   --->   Operation 84 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%real1_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %mul_ln1168, i32 13, i32 39"   --->   Operation 85 'partselect' 'real1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 86 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_13 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_15"   --->   Operation 86 'mul' 'mul_ln1168_13' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%real2_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %mul_ln1168_13, i32 13, i32 39"   --->   Operation 87 'partselect' 'real2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.96ns)   --->   "%real_out_V = sub i27 %real1_V, i27 %real2_V"   --->   Operation 88 'sub' 'real_out_V' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_14 = mul i40 %sext_ln1171, i40 %sext_ln1171_15"   --->   Operation 89 'mul' 'mul_ln1168_14' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%imag1_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %mul_ln1168_14, i32 13, i32 39"   --->   Operation 90 'partselect' 'imag1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 91 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_15 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_13"   --->   Operation 91 'mul' 'mul_ln1168_15' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%imag2_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %mul_ln1168_15, i32 13, i32 39"   --->   Operation 92 'partselect' 'imag2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.96ns)   --->   "%imag_out_V = add i27 %imag2_V, i27 %imag1_V"   --->   Operation 93 'add' 'imag_out_V' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i26 %bflyOutData_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'sext' 'sext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i27 %sext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i123 @_ssdm_op_BitConcatenate.i123.i27.i5.i27.i32.i5.i27, i27 %imag_out_V, i5 0, i27 %real_out_V, i32 %zext_ln174, i5 0, i27 %sext_ln717" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'bitconcatenate' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln174_5 = zext i123 %tmp_6" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'zext' 'zext_ln174_5' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local, i128 %zext_ln174_5" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>

State 7 <SV = 3> <Delay = 0.72>
ST_7 : Operation 99 [1/1] (0.72ns)   --->   "%icmp_ln149 = icmp_eq  i4 %f_032, i4 15" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 99 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %.split, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 100 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln189 = ret" [../fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 101 'ret' 'ret_ln189' <Predicate = (icmp_ln149)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', ../fixed/vitis_fft/hls_ssr_fft.hpp:149) [9]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../fixed/vitis_fft/hls_ssr_fft.hpp:149) [9]  (0 ns)
	'add' operation ('f', ../fixed/vitis_fft/hls_ssr_fft.hpp:149) [12]  (0.797 ns)

 <State 3>: 4.47ns
The critical path consists of the following:
	fifo read operation ('fftOutData_local2_read', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'fftOutData_local2' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [24]  (1.93 ns)
	'sub' operation ('r.V', ../fixed/vitis_fft/hls_ssr_fft.hpp:174) [35]  (1.03 ns)
	'add' operation ('add_ln712_18', ../fixed/vitis_fft/hls_ssr_fft.hpp:174) [40]  (0.965 ns)
	'mul' operation of DSP[63] ('mul_ln1168') [63]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[63] ('mul_ln1168') [63]  (0.535 ns)

 <State 5>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[63] ('mul_ln1168') [63]  (0.535 ns)

 <State 6>: 2.9ns
The critical path consists of the following:
	'mul' operation of DSP[63] ('mul_ln1168') [63]  (0 ns)
	'sub' operation ('real_out.V') [69]  (0.965 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fftOutData_local' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [79]  (1.93 ns)

 <State 7>: 0.721ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln149', ../fixed/vitis_fft/hls_ssr_fft.hpp:149) [88]  (0.721 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
