// Seed: 3901949441
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_2,
      id_5
  );
  output wire id_8;
  inout wire id_7;
  inout reg id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge 1 or 1) id_6 = id_1;
endmodule
