# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 15:07:39 on Jan 23,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:07:39 on Jan 23,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 15:07:39 on Jan 23,2026
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# ** Note: implicit $finish from program
#    Time: 35 ns  Iteration: 1  Instance: /top/T
# 1
# Simulation stop requested.
