

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Mon May 13 16:20:04 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  310025|  313897|  310025|  313897|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                       |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop             |  310024|  313896| 28184 ~ 28536 |          -|          -|    11|    no    |
        | + Col_Loop            |   28182|   28534|  2562 ~ 2594  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop      |    2560|    2592|   160 ~ 162   |          -|          -|    16|    no    |
        |   +++ Filter1_Loop    |     156|     156|             26|          -|          -|     6|    no    |
        |    ++++ W_Row_Loop    |      24|      24|              8|          -|          -|     3|    no    |
        |     +++++ W_Col_Loop  |       6|       6|              2|          -|          -|     3|    no    |
        +-----------------------+--------+--------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 9 6 
6 --> 7 5 
7 --> 8 6 
8 --> 7 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x i14]* %input_V), !map !82"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x i14]* %conv_out_V), !map !89"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 17 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 18 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [conv/conv.cpp:8]   --->   Operation 19 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [conv/conv.cpp:8]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 22 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [conv/conv.cpp:8]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [conv/conv.cpp:9]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 26 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:46]   --->   Operation 27 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 28 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [conv/conv.cpp:11]   --->   Operation 29 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 30 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:11]   --->   Operation 31 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv.cpp:11]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv/conv.cpp:12]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [conv/conv.cpp:12]   --->   Operation 34 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %c_0 to i7" [conv/conv.cpp:39]   --->   Operation 35 'zext' 'zext_ln203' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %phi_mul, %zext_ln203" [conv/conv.cpp:39]   --->   Operation 36 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203, i4 0)" [conv/conv.cpp:15]   --->   Operation 37 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i11 %tmp_7 to i12" [conv/conv.cpp:15]   --->   Operation 38 'zext' 'zext_ln15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:15]   --->   Operation 39 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)" [conv/conv.cpp:45]   --->   Operation 40 'specregionend' 'empty_23' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 41 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 42 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.36ns)   --->   "%icmp_ln15 = icmp eq i5 %f_0, -16" [conv/conv.cpp:15]   --->   Operation 43 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 44 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [conv/conv.cpp:15]   --->   Operation 45 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %Col_Loop_end, label %Filter2_Loop_begin" [conv/conv.cpp:15]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind" [conv/conv.cpp:16]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3)" [conv/conv.cpp:16]   --->   Operation 48 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %f_0 to i64" [conv/conv.cpp:29]   --->   Operation 49 'zext' 'zext_ln29' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %f_0 to i11" [conv/conv.cpp:39]   --->   Operation 50 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i5 %f_0 to i12" [conv/conv.cpp:39]   --->   Operation 51 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.63ns)   --->   "%add_ln203_1 = add i12 %zext_ln15, %zext_ln203_2" [conv/conv.cpp:39]   --->   Operation 52 'add' 'add_ln203_1' <Predicate = (!icmp_ln15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i12 %add_ln203_1 to i64" [conv/conv.cpp:39]   --->   Operation 53 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_3" [conv/conv.cpp:39]   --->   Operation 54 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:19]   --->   Operation 55 'br' <Predicate = (!icmp_ln15)> <Delay = 1.76>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_1)" [conv/conv.cpp:44]   --->   Operation 56 'specregionend' 'empty_22' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 57 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Filter2_Loop_begin ], [ %w_sum_1, %Filter1_Loop_end ]" [conv/conv.cpp:29]   --->   Operation 58 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %Filter1_Loop_end ]"   --->   Operation 59 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.13ns)   --->   "%icmp_ln19 = icmp eq i3 %ch_0, -2" [conv/conv.cpp:19]   --->   Operation 60 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 61 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [conv/conv.cpp:19]   --->   Operation 62 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %Filter1_Loop_begin" [conv/conv.cpp:19]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv/conv.cpp:20]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4)" [conv/conv.cpp:20]   --->   Operation 65 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i3 %ch_0 to i7" [conv/conv.cpp:29]   --->   Operation 66 'zext' 'zext_ln1116' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i3 %ch_0 to i11" [conv/conv.cpp:23]   --->   Operation 67 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.76ns)   --->   "br label %5" [conv/conv.cpp:23]   --->   Operation 68 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i8]* @conv_2_bias_V, i64 0, i64 %zext_ln29" [conv/conv.cpp:35]   --->   Operation 69 'getelementptr' 'conv_2_bias_V_addr' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i8* %conv_2_bias_V_addr, align 1" [conv/conv.cpp:35]   --->   Operation 70 'load' 'p_Val2_1' <Predicate = (icmp_ln19)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 5.22>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%w_sum_1 = phi i14 [ %p_Val2_s, %Filter1_Loop_begin ], [ %p_Val2_4, %W_Row_Loop_end ]"   --->   Operation 71 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 72 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %wr_0 to i4" [conv/conv.cpp:23]   --->   Operation 73 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %wr_0, -1" [conv/conv.cpp:23]   --->   Operation 74 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 75 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:23]   --->   Operation 76 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv/conv.cpp:23]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:24]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)" [conv/conv.cpp:24]   --->   Operation 79 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i2 %wr_0 to i5" [conv/conv.cpp:29]   --->   Operation 80 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv/conv.cpp:29]   --->   Operation 81 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i4 %tmp_9 to i5" [conv/conv.cpp:29]   --->   Operation 82 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_2, %zext_ln1116_1" [conv/conv.cpp:29]   --->   Operation 83 'sub' 'sub_ln1116' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [conv/conv.cpp:29]   --->   Operation 84 'sext' 'sext_ln1116' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %zext_ln23, %r_0" [conv/conv.cpp:29]   --->   Operation 85 'add' 'add_ln29' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i4 %add_ln29 to i8" [conv/conv.cpp:29]   --->   Operation 86 'zext' 'zext_ln1117' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (3.49ns)   --->   "%mul_ln1117 = mul i8 %zext_ln1117, 13" [conv/conv.cpp:29]   --->   Operation 87 'mul' 'mul_ln1117' <Predicate = (!icmp_ln23)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %6" [conv/conv.cpp:26]   --->   Operation 88 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_3)" [conv/conv.cpp:34]   --->   Operation 89 'specregionend' 'empty_20' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:19]   --->   Operation 90 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 10.6>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i14 [ %w_sum_1, %W_Row_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 91 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 92 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wc_0 to i4" [conv/conv.cpp:26]   --->   Operation 93 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.95ns)   --->   "%icmp_ln26 = icmp eq i2 %wc_0, -1" [conv/conv.cpp:26]   --->   Operation 94 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 95 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [conv/conv.cpp:26]   --->   Operation 96 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %W_Row_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [conv/conv.cpp:26]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i2 %wc_0 to i6" [conv/conv.cpp:29]   --->   Operation 98 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %sext_ln1116, %zext_ln1116_3" [conv/conv.cpp:29]   --->   Operation 99 'add' 'add_ln1116' <Predicate = (!icmp_ln26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [conv/conv.cpp:29]   --->   Operation 100 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [conv/conv.cpp:29]   --->   Operation 101 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [conv/conv.cpp:29]   --->   Operation 102 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_1 = sub i7 %p_shl, %tmp_13" [conv/conv.cpp:29]   --->   Operation 103 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i7 %sub_ln1116_1, %zext_ln1116" [conv/conv.cpp:29]   --->   Operation 104 'add' 'add_ln1116_1' <Predicate = (!icmp_ln26)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1116_1, i4 0)" [conv/conv.cpp:29]   --->   Operation 105 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.63ns)   --->   "%add_ln1116_2 = add i11 %tmp_13_cast, %zext_ln203_1" [conv/conv.cpp:29]   --->   Operation 106 'add' 'add_ln1116_2' <Predicate = (!icmp_ln26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i11 %add_ln1116_2 to i64" [conv/conv.cpp:29]   --->   Operation 107 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%conv_2_weights_V_add = getelementptr [864 x i10]* @conv_2_weights_V, i64 0, i64 %zext_ln1116_4" [conv/conv.cpp:29]   --->   Operation 108 'getelementptr' 'conv_2_weights_V_add' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln29_1 = add i4 %zext_ln26, %c_0" [conv/conv.cpp:29]   --->   Operation 109 'add' 'add_ln29_1' <Predicate = (!icmp_ln26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i4 %add_ln29_1 to i8" [conv/conv.cpp:29]   --->   Operation 110 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln1117 = add i8 %mul_ln1117, %zext_ln1117_1" [conv/conv.cpp:29]   --->   Operation 111 'add' 'add_ln1117' <Predicate = (!icmp_ln26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1117, i3 0)" [conv/conv.cpp:29]   --->   Operation 112 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1117, i1 false)" [conv/conv.cpp:29]   --->   Operation 113 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %tmp_14 to i11" [conv/conv.cpp:29]   --->   Operation 114 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i11 %p_shl1_cast, %zext_ln1117_2" [conv/conv.cpp:29]   --->   Operation 115 'sub' 'sub_ln1117' <Predicate = (!icmp_ln26)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1117_1 = add i11 %sub_ln1117, %zext_ln23_1" [conv/conv.cpp:29]   --->   Operation 116 'add' 'add_ln1117_1' <Predicate = (!icmp_ln26)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i11 %add_ln1117_1 to i64" [conv/conv.cpp:29]   --->   Operation 117 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [1014 x i14]* %input_V, i64 0, i64 %zext_ln1117_3" [conv/conv.cpp:29]   --->   Operation 118 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [conv/conv.cpp:29]   --->   Operation 119 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_7 : Operation 120 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [conv/conv.cpp:29]   --->   Operation 120 'load' 'input_V_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4)" [conv/conv.cpp:32]   --->   Operation 121 'specregionend' 'empty_19' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "br label %5" [conv/conv.cpp:23]   --->   Operation 122 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.0>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [conv/conv.cpp:27]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [conv/conv.cpp:29]   --->   Operation 124 'load' 'conv_2_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %conv_2_weights_V_loa to i25" [conv/conv.cpp:29]   --->   Operation 125 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [conv/conv.cpp:29]   --->   Operation 126 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i25" [conv/conv.cpp:29]   --->   Operation 127 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1118, %sext_ln1116_1" [conv/conv.cpp:29]   --->   Operation 128 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i25 %r_V to i28" [conv/conv.cpp:29]   --->   Operation 129 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_4, i8 0)" [conv/conv.cpp:29]   --->   Operation 130 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [conv/conv.cpp:29]   --->   Operation 131 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_1 to i29" [conv/conv.cpp:29]   --->   Operation 132 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln703, %zext_ln728" [conv/conv.cpp:29]   --->   Operation 133 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [conv/conv.cpp:29]   --->   Operation 134 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "br label %6" [conv/conv.cpp:26]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 7.27>
ST_9 : Operation 136 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i8* %conv_2_bias_V_addr, align 1" [conv/conv.cpp:35]   --->   Operation 136 'load' 'p_Val2_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_1 to i14" [conv/conv.cpp:35]   --->   Operation 137 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.81ns)   --->   "%tmp_V_3 = add i14 %sext_ln1265, %p_Val2_s" [conv/conv.cpp:35]   --->   Operation 138 'add' 'tmp_V_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_3, 0" [conv/conv.cpp:38]   --->   Operation 139 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [conv/conv.cpp:38]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 14.4>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_3, i32 13)" [conv/conv.cpp:38]   --->   Operation 141 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_3" [conv/conv.cpp:38]   --->   Operation 142 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.70ns)   --->   "%tmp_V_4 = select i1 %p_Result_6, i14 %tmp_V, i14 %tmp_V_3" [conv/conv.cpp:38]   --->   Operation 143 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_4, i32 13, i32 0) nounwind" [conv/conv.cpp:38]   --->   Operation 144 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [conv/conv.cpp:38]   --->   Operation 145 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind" [conv/conv.cpp:38]   --->   Operation 146 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [conv/conv.cpp:38]   --->   Operation 147 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [conv/conv.cpp:38]   --->   Operation 148 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [conv/conv.cpp:38]   --->   Operation 149 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [conv/conv.cpp:38]   --->   Operation 150 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_10, 0" [conv/conv.cpp:38]   --->   Operation 151 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [conv/conv.cpp:38]   --->   Operation 152 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [conv/conv.cpp:38]   --->   Operation 153 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [conv/conv.cpp:38]   --->   Operation 154 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [conv/conv.cpp:38]   --->   Operation 155 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_4 = and i14 %tmp_V_4, %lshr_ln897" [conv/conv.cpp:38]   --->   Operation 156 'and' 'p_Result_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i14 %p_Result_4, 0" [conv/conv.cpp:38]   --->   Operation 157 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [conv/conv.cpp:38]   --->   Operation 158 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [conv/conv.cpp:38]   --->   Operation 159 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_11, true" [conv/conv.cpp:38]   --->   Operation 160 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [conv/conv.cpp:38]   --->   Operation 161 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_4, i14 %add_ln899)" [conv/conv.cpp:38]   --->   Operation 162 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_3, %xor_ln899" [conv/conv.cpp:38]   --->   Operation 163 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [conv/conv.cpp:38]   --->   Operation 164 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [conv/conv.cpp:38]   --->   Operation 165 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_10 : Operation 166 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [conv/conv.cpp:38]   --->   Operation 166 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [conv/conv.cpp:38]   --->   Operation 167 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 16.8>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_4 to i64" [conv/conv.cpp:38]   --->   Operation 168 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_4 to i32" [conv/conv.cpp:38]   --->   Operation 169 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [conv/conv.cpp:38]   --->   Operation 170 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [conv/conv.cpp:38]   --->   Operation 171 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [conv/conv.cpp:38]   --->   Operation 172 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [conv/conv.cpp:38]   --->   Operation 173 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [conv/conv.cpp:38]   --->   Operation 174 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [conv/conv.cpp:38]   --->   Operation 175 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [conv/conv.cpp:38]   --->   Operation 176 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [conv/conv.cpp:38]   --->   Operation 177 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [conv/conv.cpp:38]   --->   Operation 178 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [conv/conv.cpp:38]   --->   Operation 179 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [conv/conv.cpp:38]   --->   Operation 180 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [conv/conv.cpp:38]   --->   Operation 181 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_12, i11 1023, i11 1022" [conv/conv.cpp:38]   --->   Operation 182 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [conv/conv.cpp:38]   --->   Operation 183 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 184 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [conv/conv.cpp:38]   --->   Operation 184 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_6, i11 %add_ln915)" [conv/conv.cpp:38]   --->   Operation 185 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_6, i32 52, i32 63)" [conv/conv.cpp:38]   --->   Operation 186 'partset' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_8 to double" [conv/conv.cpp:38]   --->   Operation 187 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [conv/conv.cpp:38]   --->   Operation 188 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [conv/conv.cpp:38]   --->   Operation 189 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln3, 0" [conv/conv.cpp:38]   --->   Operation 190 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [2/2] (5.46ns)   --->   "%tmp_5 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [conv/conv.cpp:38]   --->   Operation 191 'dcmp' 'tmp_5' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 11.4>
ST_12 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [conv/conv.cpp:38]   --->   Operation 192 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/2] (5.46ns)   --->   "%tmp_5 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [conv/conv.cpp:38]   --->   Operation 193 'dcmp' 'tmp_5' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_5" [conv/conv.cpp:38]   --->   Operation 194 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter2_Loop_end, label %.critedge" [conv/conv.cpp:38]   --->   Operation 195 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_12 : Operation 196 [1/1] (1.76ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 196 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_3, %_ifconv ]"   --->   Operation 197 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [conv/conv.cpp:39]   --->   Operation 198 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1936> <RAM>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp_2)" [conv/conv.cpp:42]   --->   Operation 199 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:15]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv/conv.cpp:8) [10]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_mul', conv/conv.cpp:8) with incoming values : ('add_ln8', conv/conv.cpp:8) [11]  (0 ns)
	'add' operation ('add_ln8', conv/conv.cpp:8) [12]  (1.87 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', conv/conv.cpp:11) [22]  (0 ns)
	'add' operation ('add_ln203', conv/conv.cpp:39) [31]  (1.87 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', conv/conv.cpp:15) [36]  (0 ns)
	'add' operation ('f', conv/conv.cpp:15) [39]  (1.78 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_2_bias_V_addr', conv/conv.cpp:35) [134]  (0 ns)
	'load' operation ('__Val2__', conv/conv.cpp:35) on array 'conv_2_bias_V' [135]  (3.25 ns)

 <State 6>: 5.23ns
The critical path consists of the following:
	'phi' operation ('wr') with incoming values : ('wr', conv/conv.cpp:23) [66]  (0 ns)
	'add' operation ('add_ln29', conv/conv.cpp:29) [80]  (1.74 ns)
	'mul' operation ('mul_ln1117', conv/conv.cpp:29) [82]  (3.49 ns)

 <State 7>: 10.7ns
The critical path consists of the following:
	'phi' operation ('wc') with incoming values : ('wc', conv/conv.cpp:26) [86]  (0 ns)
	'add' operation ('add_ln29_1', conv/conv.cpp:29) [105]  (1.74 ns)
	'add' operation ('add_ln1117', conv/conv.cpp:29) [107]  (1.92 ns)
	'sub' operation ('sub_ln1117', conv/conv.cpp:29) [111]  (0 ns)
	'add' operation ('add_ln1117_1', conv/conv.cpp:29) [112]  (3.76 ns)
	'getelementptr' operation ('input_V_addr', conv/conv.cpp:29) [114]  (0 ns)
	'load' operation ('input_V_load', conv/conv.cpp:29) on array 'input_V' [117]  (3.25 ns)

 <State 8>: 12.1ns
The critical path consists of the following:
	'load' operation ('conv_2_weights_V_loa', conv/conv.cpp:29) on array 'conv_2_weights_V' [115]  (3.25 ns)
	'mul' operation of DSP[119] ('r.V', conv/conv.cpp:29) [119]  (6.38 ns)
	'add' operation ('ret.V', conv/conv.cpp:29) [124]  (2.43 ns)

 <State 9>: 7.28ns
The critical path consists of the following:
	'load' operation ('__Val2__', conv/conv.cpp:35) on array 'conv_2_bias_V' [135]  (3.25 ns)
	'add' operation ('tmp.V', conv/conv.cpp:35) [137]  (1.81 ns)
	'icmp' operation ('icmp_ln885', conv/conv.cpp:38) [138]  (2.21 ns)

 <State 10>: 14.5ns
The critical path consists of the following:
	'sub' operation ('tmp.V', conv/conv.cpp:38) [142]  (1.81 ns)
	'select' operation ('tmp.V', conv/conv.cpp:38) [143]  (0.702 ns)
	'cttz' operation ('l', conv/conv.cpp:38) [146]  (3.4 ns)
	'sub' operation ('sub_ln894', conv/conv.cpp:38) [147]  (2.55 ns)
	'add' operation ('lsb_index', conv/conv.cpp:38) [149]  (2.55 ns)
	'icmp' operation ('icmp_ln897', conv/conv.cpp:38) [151]  (2.47 ns)
	'and' operation ('a', conv/conv.cpp:38) [158]  (0 ns)
	'or' operation ('or_ln899', conv/conv.cpp:38) [164]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 11>: 16.9ns
The critical path consists of the following:
	'add' operation ('add_ln908', conv/conv.cpp:38) [169]  (2.55 ns)
	'lshr' operation ('lshr_ln908', conv/conv.cpp:38) [170]  (0 ns)
	'select' operation ('m', conv/conv.cpp:38) [175]  (0 ns)
	'add' operation ('m', conv/conv.cpp:38) [177]  (4.42 ns)
	'select' operation ('select_ln915', conv/conv.cpp:38) [181]  (0.692 ns)
	'add' operation ('add_ln915', conv/conv.cpp:38) [184]  (3.76 ns)
	'dcmp' operation ('tmp_5', conv/conv.cpp:38) [192]  (5.46 ns)

 <State 12>: 11.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_5', conv/conv.cpp:38) [192]  (5.46 ns)
	'and' operation ('and_ln924', conv/conv.cpp:38) [193]  (0.978 ns)
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('tmp.V', conv/conv.cpp:35) [198]  (1.77 ns)
	'phi' operation ('__Val2__') with incoming values : ('tmp.V', conv/conv.cpp:35) [198]  (0 ns)
	'store' operation ('store_ln39', conv/conv.cpp:39) of variable '__Val2__' on array 'conv_out_V' [199]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
