// Seed: 3212236903
module module_0;
  wire id_1;
  module_3(
      id_1, id_1
  );
endmodule
module module_1;
  wire id_1 = id_1;
  module_0();
endmodule
module module_2 ();
  module_0();
  wire id_1;
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_13;
  assign id_7 = 1;
  module_3(
      id_12, id_7
  );
endmodule
