#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fc0eb69900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fc0eba7d60_0 .net "PC", 31 0, v000001fc0eba1fb0_0;  1 drivers
v000001fc0eba7c20_0 .var "clk", 0 0;
v000001fc0eba7e00_0 .net "clkout", 0 0, L_000001fc0ebaaa10;  1 drivers
v000001fc0eba7f40_0 .net "cycles_consumed", 31 0, v000001fc0eba9340_0;  1 drivers
v000001fc0eba8b20_0 .var "rst", 0 0;
S_000001fc0eb69c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fc0eb69900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fc0eb80260 .param/l "RType" 0 4 2, C4<000000>;
P_000001fc0eb80298 .param/l "add" 0 4 5, C4<100000>;
P_000001fc0eb802d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fc0eb80308 .param/l "addu" 0 4 5, C4<100001>;
P_000001fc0eb80340 .param/l "and_" 0 4 5, C4<100100>;
P_000001fc0eb80378 .param/l "andi" 0 4 8, C4<001100>;
P_000001fc0eb803b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fc0eb803e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fc0eb80420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fc0eb80458 .param/l "j" 0 4 12, C4<000010>;
P_000001fc0eb80490 .param/l "jal" 0 4 12, C4<000011>;
P_000001fc0eb804c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fc0eb80500 .param/l "lw" 0 4 8, C4<100011>;
P_000001fc0eb80538 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fc0eb80570 .param/l "or_" 0 4 5, C4<100101>;
P_000001fc0eb805a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fc0eb805e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fc0eb80618 .param/l "sll" 0 4 6, C4<000000>;
P_000001fc0eb80650 .param/l "slt" 0 4 5, C4<101010>;
P_000001fc0eb80688 .param/l "slti" 0 4 8, C4<101010>;
P_000001fc0eb806c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fc0eb806f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fc0eb80730 .param/l "subu" 0 4 5, C4<100011>;
P_000001fc0eb80768 .param/l "sw" 0 4 8, C4<101011>;
P_000001fc0eb807a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fc0eb807d8 .param/l "xori" 0 4 8, C4<001110>;
L_000001fc0ebaabd0 .functor NOT 1, v000001fc0eba8b20_0, C4<0>, C4<0>, C4<0>;
L_000001fc0eba9d60 .functor NOT 1, v000001fc0eba8b20_0, C4<0>, C4<0>, C4<0>;
L_000001fc0ebaac40 .functor NOT 1, v000001fc0eba8b20_0, C4<0>, C4<0>, C4<0>;
L_000001fc0eba9dd0 .functor NOT 1, v000001fc0eba8b20_0, C4<0>, C4<0>, C4<0>;
L_000001fc0ebaa2a0 .functor NOT 1, v000001fc0eba8b20_0, C4<0>, C4<0>, C4<0>;
L_000001fc0ebaa770 .functor NOT 1, v000001fc0eba8b20_0, C4<0>, C4<0>, C4<0>;
L_000001fc0ebaab60 .functor NOT 1, v000001fc0eba8b20_0, C4<0>, C4<0>, C4<0>;
L_000001fc0ebaa000 .functor NOT 1, v000001fc0eba8b20_0, C4<0>, C4<0>, C4<0>;
L_000001fc0ebaaa10 .functor OR 1, v000001fc0eba7c20_0, v000001fc0eb76750_0, C4<0>, C4<0>;
L_000001fc0ebaa930 .functor OR 1, L_000001fc0ec2b850, L_000001fc0ec2b2b0, C4<0>, C4<0>;
L_000001fc0eba9f90 .functor AND 1, L_000001fc0ec2b8f0, L_000001fc0ec2a770, C4<1>, C4<1>;
L_000001fc0ebaaa80 .functor NOT 1, v000001fc0eba8b20_0, C4<0>, C4<0>, C4<0>;
L_000001fc0eba9eb0 .functor OR 1, L_000001fc0ec2abd0, L_000001fc0ec2a090, C4<0>, C4<0>;
L_000001fc0ebaa8c0 .functor OR 1, L_000001fc0eba9eb0, L_000001fc0ec2a1d0, C4<0>, C4<0>;
L_000001fc0ebaa460 .functor OR 1, L_000001fc0ec3c330, L_000001fc0ec3d5f0, C4<0>, C4<0>;
L_000001fc0ebaaaf0 .functor AND 1, L_000001fc0ec2aef0, L_000001fc0ebaa460, C4<1>, C4<1>;
L_000001fc0ebaa310 .functor OR 1, L_000001fc0ec3d190, L_000001fc0ec3cbf0, C4<0>, C4<0>;
L_000001fc0ebaa070 .functor AND 1, L_000001fc0ec3db90, L_000001fc0ebaa310, C4<1>, C4<1>;
L_000001fc0ebaa690 .functor NOT 1, L_000001fc0ebaaa10, C4<0>, C4<0>, C4<0>;
v000001fc0eba2050_0 .net "ALUOp", 3 0, v000001fc0eb74ef0_0;  1 drivers
v000001fc0eba2230_0 .net "ALUResult", 31 0, v000001fc0eba27d0_0;  1 drivers
v000001fc0eba47e0_0 .net "ALUSrc", 0 0, v000001fc0eb75ad0_0;  1 drivers
v000001fc0eba38e0_0 .net "ALUin2", 31 0, L_000001fc0ec3d370;  1 drivers
v000001fc0eba3f20_0 .net "MemReadEn", 0 0, v000001fc0eb755d0_0;  1 drivers
v000001fc0eba5280_0 .net "MemWriteEn", 0 0, v000001fc0eb74f90_0;  1 drivers
v000001fc0eba3980_0 .net "MemtoReg", 0 0, v000001fc0eb75670_0;  1 drivers
v000001fc0eba3660_0 .net "PC", 31 0, v000001fc0eba1fb0_0;  alias, 1 drivers
v000001fc0eba4880_0 .net "PCPlus1", 31 0, L_000001fc0ec2ac70;  1 drivers
v000001fc0eba4560_0 .net "PCsrc", 0 0, v000001fc0eba1510_0;  1 drivers
v000001fc0eba4e20_0 .net "RegDst", 0 0, v000001fc0eb76c50_0;  1 drivers
v000001fc0eba3d40_0 .net "RegWriteEn", 0 0, v000001fc0eb75030_0;  1 drivers
v000001fc0eba44c0_0 .net "WriteRegister", 4 0, L_000001fc0ec2aa90;  1 drivers
v000001fc0eba3a20_0 .net *"_ivl_0", 0 0, L_000001fc0ebaabd0;  1 drivers
L_000001fc0ebe1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba4ce0_0 .net/2u *"_ivl_10", 4 0, L_000001fc0ebe1e00;  1 drivers
L_000001fc0ebe21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba4240_0 .net *"_ivl_101", 15 0, L_000001fc0ebe21f0;  1 drivers
v000001fc0eba4600_0 .net *"_ivl_102", 31 0, L_000001fc0ec2a9f0;  1 drivers
L_000001fc0ebe2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba4c40_0 .net *"_ivl_105", 25 0, L_000001fc0ebe2238;  1 drivers
L_000001fc0ebe2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba3700_0 .net/2u *"_ivl_106", 31 0, L_000001fc0ebe2280;  1 drivers
v000001fc0eba3c00_0 .net *"_ivl_108", 0 0, L_000001fc0ec2b8f0;  1 drivers
L_000001fc0ebe22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba37a0_0 .net/2u *"_ivl_110", 5 0, L_000001fc0ebe22c8;  1 drivers
v000001fc0eba3840_0 .net *"_ivl_112", 0 0, L_000001fc0ec2a770;  1 drivers
v000001fc0eba4ec0_0 .net *"_ivl_115", 0 0, L_000001fc0eba9f90;  1 drivers
v000001fc0eba42e0_0 .net *"_ivl_116", 47 0, L_000001fc0ec2b030;  1 drivers
L_000001fc0ebe2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba3520_0 .net *"_ivl_119", 15 0, L_000001fc0ebe2310;  1 drivers
L_000001fc0ebe1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fc0eba4920_0 .net/2u *"_ivl_12", 5 0, L_000001fc0ebe1e48;  1 drivers
v000001fc0eba3fc0_0 .net *"_ivl_120", 47 0, L_000001fc0ec29e10;  1 drivers
L_000001fc0ebe2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba50a0_0 .net *"_ivl_123", 15 0, L_000001fc0ebe2358;  1 drivers
v000001fc0eba3ac0_0 .net *"_ivl_125", 0 0, L_000001fc0ec2b3f0;  1 drivers
v000001fc0eba3de0_0 .net *"_ivl_126", 31 0, L_000001fc0ec2a450;  1 drivers
v000001fc0eba3e80_0 .net *"_ivl_128", 47 0, L_000001fc0ec2b990;  1 drivers
v000001fc0eba49c0_0 .net *"_ivl_130", 47 0, L_000001fc0ec2b490;  1 drivers
v000001fc0eba4060_0 .net *"_ivl_132", 47 0, L_000001fc0ec2b530;  1 drivers
v000001fc0eba3b60_0 .net *"_ivl_134", 47 0, L_000001fc0ec2b5d0;  1 drivers
v000001fc0eba4a60_0 .net *"_ivl_14", 0 0, L_000001fc0eba8080;  1 drivers
v000001fc0eba4d80_0 .net *"_ivl_140", 0 0, L_000001fc0ebaaa80;  1 drivers
L_000001fc0ebe23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5320_0 .net/2u *"_ivl_142", 31 0, L_000001fc0ebe23e8;  1 drivers
L_000001fc0ebe24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fc0eba4100_0 .net/2u *"_ivl_146", 5 0, L_000001fc0ebe24c0;  1 drivers
v000001fc0eba53c0_0 .net *"_ivl_148", 0 0, L_000001fc0ec2abd0;  1 drivers
L_000001fc0ebe2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fc0eba3ca0_0 .net/2u *"_ivl_150", 5 0, L_000001fc0ebe2508;  1 drivers
v000001fc0eba4f60_0 .net *"_ivl_152", 0 0, L_000001fc0ec2a090;  1 drivers
v000001fc0eba41a0_0 .net *"_ivl_155", 0 0, L_000001fc0eba9eb0;  1 drivers
L_000001fc0ebe2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fc0eba35c0_0 .net/2u *"_ivl_156", 5 0, L_000001fc0ebe2550;  1 drivers
v000001fc0eba4b00_0 .net *"_ivl_158", 0 0, L_000001fc0ec2a1d0;  1 drivers
L_000001fc0ebe1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5140_0 .net/2u *"_ivl_16", 4 0, L_000001fc0ebe1e90;  1 drivers
v000001fc0eba4380_0 .net *"_ivl_161", 0 0, L_000001fc0ebaa8c0;  1 drivers
L_000001fc0ebe2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba4420_0 .net/2u *"_ivl_162", 15 0, L_000001fc0ebe2598;  1 drivers
v000001fc0eba46a0_0 .net *"_ivl_164", 31 0, L_000001fc0ec2a270;  1 drivers
v000001fc0eba5000_0 .net *"_ivl_167", 0 0, L_000001fc0ec2a4f0;  1 drivers
v000001fc0eba4740_0 .net *"_ivl_168", 15 0, L_000001fc0ec2a590;  1 drivers
v000001fc0eba4ba0_0 .net *"_ivl_170", 31 0, L_000001fc0ec2a8b0;  1 drivers
v000001fc0eba51e0_0 .net *"_ivl_174", 31 0, L_000001fc0ec2ae50;  1 drivers
L_000001fc0ebe25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba7330_0 .net *"_ivl_177", 25 0, L_000001fc0ebe25e0;  1 drivers
L_000001fc0ebe2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba66b0_0 .net/2u *"_ivl_178", 31 0, L_000001fc0ebe2628;  1 drivers
v000001fc0eba61b0_0 .net *"_ivl_180", 0 0, L_000001fc0ec2aef0;  1 drivers
L_000001fc0ebe2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba6f70_0 .net/2u *"_ivl_182", 5 0, L_000001fc0ebe2670;  1 drivers
v000001fc0eba71f0_0 .net *"_ivl_184", 0 0, L_000001fc0ec3c330;  1 drivers
L_000001fc0ebe26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5cb0_0 .net/2u *"_ivl_186", 5 0, L_000001fc0ebe26b8;  1 drivers
v000001fc0eba67f0_0 .net *"_ivl_188", 0 0, L_000001fc0ec3d5f0;  1 drivers
v000001fc0eba5df0_0 .net *"_ivl_19", 4 0, L_000001fc0eba81c0;  1 drivers
v000001fc0eba6cf0_0 .net *"_ivl_191", 0 0, L_000001fc0ebaa460;  1 drivers
v000001fc0eba6430_0 .net *"_ivl_193", 0 0, L_000001fc0ebaaaf0;  1 drivers
L_000001fc0ebe2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5e90_0 .net/2u *"_ivl_194", 5 0, L_000001fc0ebe2700;  1 drivers
v000001fc0eba7290_0 .net *"_ivl_196", 0 0, L_000001fc0ec3cab0;  1 drivers
L_000001fc0ebe2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5f30_0 .net/2u *"_ivl_198", 31 0, L_000001fc0ebe2748;  1 drivers
L_000001fc0ebe1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5fd0_0 .net/2u *"_ivl_2", 5 0, L_000001fc0ebe1db8;  1 drivers
v000001fc0eba6e30_0 .net *"_ivl_20", 4 0, L_000001fc0eba8260;  1 drivers
v000001fc0eba6250_0 .net *"_ivl_200", 31 0, L_000001fc0ec3c830;  1 drivers
v000001fc0eba62f0_0 .net *"_ivl_204", 31 0, L_000001fc0ec3cb50;  1 drivers
L_000001fc0ebe2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba7150_0 .net *"_ivl_207", 25 0, L_000001fc0ebe2790;  1 drivers
L_000001fc0ebe27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba55d0_0 .net/2u *"_ivl_208", 31 0, L_000001fc0ebe27d8;  1 drivers
v000001fc0eba6110_0 .net *"_ivl_210", 0 0, L_000001fc0ec3db90;  1 drivers
L_000001fc0ebe2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5d50_0 .net/2u *"_ivl_212", 5 0, L_000001fc0ebe2820;  1 drivers
v000001fc0eba6750_0 .net *"_ivl_214", 0 0, L_000001fc0ec3d190;  1 drivers
L_000001fc0ebe2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fc0eba6d90_0 .net/2u *"_ivl_216", 5 0, L_000001fc0ebe2868;  1 drivers
v000001fc0eba5530_0 .net *"_ivl_218", 0 0, L_000001fc0ec3cbf0;  1 drivers
v000001fc0eba7010_0 .net *"_ivl_221", 0 0, L_000001fc0ebaa310;  1 drivers
v000001fc0eba70b0_0 .net *"_ivl_223", 0 0, L_000001fc0ebaa070;  1 drivers
L_000001fc0ebe28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5a30_0 .net/2u *"_ivl_224", 5 0, L_000001fc0ebe28b0;  1 drivers
v000001fc0eba6890_0 .net *"_ivl_226", 0 0, L_000001fc0ec3c790;  1 drivers
v000001fc0eba6c50_0 .net *"_ivl_228", 31 0, L_000001fc0ec3d410;  1 drivers
v000001fc0eba73d0_0 .net *"_ivl_24", 0 0, L_000001fc0ebaac40;  1 drivers
L_000001fc0ebe1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5670_0 .net/2u *"_ivl_26", 4 0, L_000001fc0ebe1ed8;  1 drivers
v000001fc0eba6390_0 .net *"_ivl_29", 4 0, L_000001fc0eba8620;  1 drivers
v000001fc0eba6a70_0 .net *"_ivl_32", 0 0, L_000001fc0eba9dd0;  1 drivers
L_000001fc0ebe1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba58f0_0 .net/2u *"_ivl_34", 4 0, L_000001fc0ebe1f20;  1 drivers
v000001fc0eba69d0_0 .net *"_ivl_37", 4 0, L_000001fc0ec2a950;  1 drivers
v000001fc0eba5c10_0 .net *"_ivl_40", 0 0, L_000001fc0ebaa2a0;  1 drivers
L_000001fc0ebe1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba6070_0 .net/2u *"_ivl_42", 15 0, L_000001fc0ebe1f68;  1 drivers
v000001fc0eba6930_0 .net *"_ivl_45", 15 0, L_000001fc0ec2a130;  1 drivers
v000001fc0eba5ad0_0 .net *"_ivl_48", 0 0, L_000001fc0ebaa770;  1 drivers
v000001fc0eba5710_0 .net *"_ivl_5", 5 0, L_000001fc0eba84e0;  1 drivers
L_000001fc0ebe1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba57b0_0 .net/2u *"_ivl_50", 36 0, L_000001fc0ebe1fb0;  1 drivers
L_000001fc0ebe1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba6b10_0 .net/2u *"_ivl_52", 31 0, L_000001fc0ebe1ff8;  1 drivers
v000001fc0eba6ed0_0 .net *"_ivl_55", 4 0, L_000001fc0ec2af90;  1 drivers
v000001fc0eba5850_0 .net *"_ivl_56", 36 0, L_000001fc0ec2bc10;  1 drivers
v000001fc0eba6bb0_0 .net *"_ivl_58", 36 0, L_000001fc0ec2b710;  1 drivers
v000001fc0eba6610_0 .net *"_ivl_62", 0 0, L_000001fc0ebaab60;  1 drivers
L_000001fc0ebe2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba5990_0 .net/2u *"_ivl_64", 5 0, L_000001fc0ebe2040;  1 drivers
v000001fc0eba5b70_0 .net *"_ivl_67", 5 0, L_000001fc0ec2a310;  1 drivers
v000001fc0eba64d0_0 .net *"_ivl_70", 0 0, L_000001fc0ebaa000;  1 drivers
L_000001fc0ebe2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba6570_0 .net/2u *"_ivl_72", 57 0, L_000001fc0ebe2088;  1 drivers
L_000001fc0ebe20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba8440_0 .net/2u *"_ivl_74", 31 0, L_000001fc0ebe20d0;  1 drivers
v000001fc0eba8ee0_0 .net *"_ivl_77", 25 0, L_000001fc0ec2b210;  1 drivers
v000001fc0eba7720_0 .net *"_ivl_78", 57 0, L_000001fc0ec2b7b0;  1 drivers
v000001fc0eba9200_0 .net *"_ivl_8", 0 0, L_000001fc0eba9d60;  1 drivers
v000001fc0eba83a0_0 .net *"_ivl_80", 57 0, L_000001fc0ec2adb0;  1 drivers
L_000001fc0ebe2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fc0eba7540_0 .net/2u *"_ivl_84", 31 0, L_000001fc0ebe2118;  1 drivers
L_000001fc0ebe2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fc0eba8120_0 .net/2u *"_ivl_88", 5 0, L_000001fc0ebe2160;  1 drivers
v000001fc0eba8800_0 .net *"_ivl_90", 0 0, L_000001fc0ec2b850;  1 drivers
L_000001fc0ebe21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fc0eba92a0_0 .net/2u *"_ivl_92", 5 0, L_000001fc0ebe21a8;  1 drivers
v000001fc0eba9020_0 .net *"_ivl_94", 0 0, L_000001fc0ec2b2b0;  1 drivers
v000001fc0eba86c0_0 .net *"_ivl_97", 0 0, L_000001fc0ebaa930;  1 drivers
v000001fc0eba8a80_0 .net *"_ivl_98", 47 0, L_000001fc0ec2a3b0;  1 drivers
v000001fc0eba8f80_0 .net "adderResult", 31 0, L_000001fc0ec2a810;  1 drivers
v000001fc0eba8da0_0 .net "address", 31 0, L_000001fc0ec2b0d0;  1 drivers
v000001fc0eba8d00_0 .net "clk", 0 0, L_000001fc0ebaaa10;  alias, 1 drivers
v000001fc0eba9340_0 .var "cycles_consumed", 31 0;
v000001fc0eba7900_0 .net "extImm", 31 0, L_000001fc0ec2ad10;  1 drivers
v000001fc0eba88a0_0 .net "funct", 5 0, L_000001fc0ec2a6d0;  1 drivers
v000001fc0eba93e0_0 .net "hlt", 0 0, v000001fc0eb76750_0;  1 drivers
v000001fc0eba89e0_0 .net "imm", 15 0, L_000001fc0ec2a630;  1 drivers
v000001fc0eba8bc0_0 .net "immediate", 31 0, L_000001fc0ec3c290;  1 drivers
v000001fc0eba7fe0_0 .net "input_clk", 0 0, v000001fc0eba7c20_0;  1 drivers
v000001fc0eba7cc0_0 .net "instruction", 31 0, L_000001fc0ec2bb70;  1 drivers
v000001fc0eba7ea0_0 .net "memoryReadData", 31 0, v000001fc0eba1650_0;  1 drivers
v000001fc0eba75e0_0 .net "nextPC", 31 0, L_000001fc0ec2b670;  1 drivers
v000001fc0eba90c0_0 .net "opcode", 5 0, L_000001fc0eba8580;  1 drivers
v000001fc0eba8940_0 .net "rd", 4 0, L_000001fc0eba8300;  1 drivers
v000001fc0eba7860_0 .net "readData1", 31 0, L_000001fc0ebaa540;  1 drivers
v000001fc0eba9160_0 .net "readData1_w", 31 0, L_000001fc0ec3d690;  1 drivers
v000001fc0eba8e40_0 .net "readData2", 31 0, L_000001fc0ebaa700;  1 drivers
v000001fc0eba7b80_0 .net "rs", 4 0, L_000001fc0eba8760;  1 drivers
v000001fc0eba8c60_0 .net "rst", 0 0, v000001fc0eba8b20_0;  1 drivers
v000001fc0eba7680_0 .net "rt", 4 0, L_000001fc0ec2b350;  1 drivers
v000001fc0eba77c0_0 .net "shamt", 31 0, L_000001fc0ec2b170;  1 drivers
v000001fc0eba79a0_0 .net "wire_instruction", 31 0, L_000001fc0ebaa5b0;  1 drivers
v000001fc0eba7a40_0 .net "writeData", 31 0, L_000001fc0ec3d730;  1 drivers
v000001fc0eba7ae0_0 .net "zero", 0 0, L_000001fc0ec3dcd0;  1 drivers
L_000001fc0eba84e0 .part L_000001fc0ec2bb70, 26, 6;
L_000001fc0eba8580 .functor MUXZ 6, L_000001fc0eba84e0, L_000001fc0ebe1db8, L_000001fc0ebaabd0, C4<>;
L_000001fc0eba8080 .cmp/eq 6, L_000001fc0eba8580, L_000001fc0ebe1e48;
L_000001fc0eba81c0 .part L_000001fc0ec2bb70, 11, 5;
L_000001fc0eba8260 .functor MUXZ 5, L_000001fc0eba81c0, L_000001fc0ebe1e90, L_000001fc0eba8080, C4<>;
L_000001fc0eba8300 .functor MUXZ 5, L_000001fc0eba8260, L_000001fc0ebe1e00, L_000001fc0eba9d60, C4<>;
L_000001fc0eba8620 .part L_000001fc0ec2bb70, 21, 5;
L_000001fc0eba8760 .functor MUXZ 5, L_000001fc0eba8620, L_000001fc0ebe1ed8, L_000001fc0ebaac40, C4<>;
L_000001fc0ec2a950 .part L_000001fc0ec2bb70, 16, 5;
L_000001fc0ec2b350 .functor MUXZ 5, L_000001fc0ec2a950, L_000001fc0ebe1f20, L_000001fc0eba9dd0, C4<>;
L_000001fc0ec2a130 .part L_000001fc0ec2bb70, 0, 16;
L_000001fc0ec2a630 .functor MUXZ 16, L_000001fc0ec2a130, L_000001fc0ebe1f68, L_000001fc0ebaa2a0, C4<>;
L_000001fc0ec2af90 .part L_000001fc0ec2bb70, 6, 5;
L_000001fc0ec2bc10 .concat [ 5 32 0 0], L_000001fc0ec2af90, L_000001fc0ebe1ff8;
L_000001fc0ec2b710 .functor MUXZ 37, L_000001fc0ec2bc10, L_000001fc0ebe1fb0, L_000001fc0ebaa770, C4<>;
L_000001fc0ec2b170 .part L_000001fc0ec2b710, 0, 32;
L_000001fc0ec2a310 .part L_000001fc0ec2bb70, 0, 6;
L_000001fc0ec2a6d0 .functor MUXZ 6, L_000001fc0ec2a310, L_000001fc0ebe2040, L_000001fc0ebaab60, C4<>;
L_000001fc0ec2b210 .part L_000001fc0ec2bb70, 0, 26;
L_000001fc0ec2b7b0 .concat [ 26 32 0 0], L_000001fc0ec2b210, L_000001fc0ebe20d0;
L_000001fc0ec2adb0 .functor MUXZ 58, L_000001fc0ec2b7b0, L_000001fc0ebe2088, L_000001fc0ebaa000, C4<>;
L_000001fc0ec2b0d0 .part L_000001fc0ec2adb0, 0, 32;
L_000001fc0ec2ac70 .arith/sum 32, v000001fc0eba1fb0_0, L_000001fc0ebe2118;
L_000001fc0ec2b850 .cmp/eq 6, L_000001fc0eba8580, L_000001fc0ebe2160;
L_000001fc0ec2b2b0 .cmp/eq 6, L_000001fc0eba8580, L_000001fc0ebe21a8;
L_000001fc0ec2a3b0 .concat [ 32 16 0 0], L_000001fc0ec2b0d0, L_000001fc0ebe21f0;
L_000001fc0ec2a9f0 .concat [ 6 26 0 0], L_000001fc0eba8580, L_000001fc0ebe2238;
L_000001fc0ec2b8f0 .cmp/eq 32, L_000001fc0ec2a9f0, L_000001fc0ebe2280;
L_000001fc0ec2a770 .cmp/eq 6, L_000001fc0ec2a6d0, L_000001fc0ebe22c8;
L_000001fc0ec2b030 .concat [ 32 16 0 0], L_000001fc0ebaa540, L_000001fc0ebe2310;
L_000001fc0ec29e10 .concat [ 32 16 0 0], v000001fc0eba1fb0_0, L_000001fc0ebe2358;
L_000001fc0ec2b3f0 .part L_000001fc0ec2a630, 15, 1;
LS_000001fc0ec2a450_0_0 .concat [ 1 1 1 1], L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0;
LS_000001fc0ec2a450_0_4 .concat [ 1 1 1 1], L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0;
LS_000001fc0ec2a450_0_8 .concat [ 1 1 1 1], L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0;
LS_000001fc0ec2a450_0_12 .concat [ 1 1 1 1], L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0;
LS_000001fc0ec2a450_0_16 .concat [ 1 1 1 1], L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0;
LS_000001fc0ec2a450_0_20 .concat [ 1 1 1 1], L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0;
LS_000001fc0ec2a450_0_24 .concat [ 1 1 1 1], L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0;
LS_000001fc0ec2a450_0_28 .concat [ 1 1 1 1], L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0, L_000001fc0ec2b3f0;
LS_000001fc0ec2a450_1_0 .concat [ 4 4 4 4], LS_000001fc0ec2a450_0_0, LS_000001fc0ec2a450_0_4, LS_000001fc0ec2a450_0_8, LS_000001fc0ec2a450_0_12;
LS_000001fc0ec2a450_1_4 .concat [ 4 4 4 4], LS_000001fc0ec2a450_0_16, LS_000001fc0ec2a450_0_20, LS_000001fc0ec2a450_0_24, LS_000001fc0ec2a450_0_28;
L_000001fc0ec2a450 .concat [ 16 16 0 0], LS_000001fc0ec2a450_1_0, LS_000001fc0ec2a450_1_4;
L_000001fc0ec2b990 .concat [ 16 32 0 0], L_000001fc0ec2a630, L_000001fc0ec2a450;
L_000001fc0ec2b490 .arith/sum 48, L_000001fc0ec29e10, L_000001fc0ec2b990;
L_000001fc0ec2b530 .functor MUXZ 48, L_000001fc0ec2b490, L_000001fc0ec2b030, L_000001fc0eba9f90, C4<>;
L_000001fc0ec2b5d0 .functor MUXZ 48, L_000001fc0ec2b530, L_000001fc0ec2a3b0, L_000001fc0ebaa930, C4<>;
L_000001fc0ec2a810 .part L_000001fc0ec2b5d0, 0, 32;
L_000001fc0ec2b670 .functor MUXZ 32, L_000001fc0ec2ac70, L_000001fc0ec2a810, v000001fc0eba1510_0, C4<>;
L_000001fc0ec2bb70 .functor MUXZ 32, L_000001fc0ebaa5b0, L_000001fc0ebe23e8, L_000001fc0ebaaa80, C4<>;
L_000001fc0ec2abd0 .cmp/eq 6, L_000001fc0eba8580, L_000001fc0ebe24c0;
L_000001fc0ec2a090 .cmp/eq 6, L_000001fc0eba8580, L_000001fc0ebe2508;
L_000001fc0ec2a1d0 .cmp/eq 6, L_000001fc0eba8580, L_000001fc0ebe2550;
L_000001fc0ec2a270 .concat [ 16 16 0 0], L_000001fc0ec2a630, L_000001fc0ebe2598;
L_000001fc0ec2a4f0 .part L_000001fc0ec2a630, 15, 1;
LS_000001fc0ec2a590_0_0 .concat [ 1 1 1 1], L_000001fc0ec2a4f0, L_000001fc0ec2a4f0, L_000001fc0ec2a4f0, L_000001fc0ec2a4f0;
LS_000001fc0ec2a590_0_4 .concat [ 1 1 1 1], L_000001fc0ec2a4f0, L_000001fc0ec2a4f0, L_000001fc0ec2a4f0, L_000001fc0ec2a4f0;
LS_000001fc0ec2a590_0_8 .concat [ 1 1 1 1], L_000001fc0ec2a4f0, L_000001fc0ec2a4f0, L_000001fc0ec2a4f0, L_000001fc0ec2a4f0;
LS_000001fc0ec2a590_0_12 .concat [ 1 1 1 1], L_000001fc0ec2a4f0, L_000001fc0ec2a4f0, L_000001fc0ec2a4f0, L_000001fc0ec2a4f0;
L_000001fc0ec2a590 .concat [ 4 4 4 4], LS_000001fc0ec2a590_0_0, LS_000001fc0ec2a590_0_4, LS_000001fc0ec2a590_0_8, LS_000001fc0ec2a590_0_12;
L_000001fc0ec2a8b0 .concat [ 16 16 0 0], L_000001fc0ec2a630, L_000001fc0ec2a590;
L_000001fc0ec2ad10 .functor MUXZ 32, L_000001fc0ec2a8b0, L_000001fc0ec2a270, L_000001fc0ebaa8c0, C4<>;
L_000001fc0ec2ae50 .concat [ 6 26 0 0], L_000001fc0eba8580, L_000001fc0ebe25e0;
L_000001fc0ec2aef0 .cmp/eq 32, L_000001fc0ec2ae50, L_000001fc0ebe2628;
L_000001fc0ec3c330 .cmp/eq 6, L_000001fc0ec2a6d0, L_000001fc0ebe2670;
L_000001fc0ec3d5f0 .cmp/eq 6, L_000001fc0ec2a6d0, L_000001fc0ebe26b8;
L_000001fc0ec3cab0 .cmp/eq 6, L_000001fc0eba8580, L_000001fc0ebe2700;
L_000001fc0ec3c830 .functor MUXZ 32, L_000001fc0ec2ad10, L_000001fc0ebe2748, L_000001fc0ec3cab0, C4<>;
L_000001fc0ec3c290 .functor MUXZ 32, L_000001fc0ec3c830, L_000001fc0ec2b170, L_000001fc0ebaaaf0, C4<>;
L_000001fc0ec3cb50 .concat [ 6 26 0 0], L_000001fc0eba8580, L_000001fc0ebe2790;
L_000001fc0ec3db90 .cmp/eq 32, L_000001fc0ec3cb50, L_000001fc0ebe27d8;
L_000001fc0ec3d190 .cmp/eq 6, L_000001fc0ec2a6d0, L_000001fc0ebe2820;
L_000001fc0ec3cbf0 .cmp/eq 6, L_000001fc0ec2a6d0, L_000001fc0ebe2868;
L_000001fc0ec3c790 .cmp/eq 6, L_000001fc0eba8580, L_000001fc0ebe28b0;
L_000001fc0ec3d410 .functor MUXZ 32, L_000001fc0ebaa540, v000001fc0eba1fb0_0, L_000001fc0ec3c790, C4<>;
L_000001fc0ec3d690 .functor MUXZ 32, L_000001fc0ec3d410, L_000001fc0ebaa700, L_000001fc0ebaa070, C4<>;
S_000001fc0eb69db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fc0eb69140 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fc0ebaa1c0 .functor NOT 1, v000001fc0eb75ad0_0, C4<0>, C4<0>, C4<0>;
v000001fc0eb757b0_0 .net *"_ivl_0", 0 0, L_000001fc0ebaa1c0;  1 drivers
v000001fc0eb75b70_0 .net "in1", 31 0, L_000001fc0ebaa700;  alias, 1 drivers
v000001fc0eb750d0_0 .net "in2", 31 0, L_000001fc0ec3c290;  alias, 1 drivers
v000001fc0eb758f0_0 .net "out", 31 0, L_000001fc0ec3d370;  alias, 1 drivers
v000001fc0eb75850_0 .net "s", 0 0, v000001fc0eb75ad0_0;  alias, 1 drivers
L_000001fc0ec3d370 .functor MUXZ 32, L_000001fc0ec3c290, L_000001fc0ebaa700, L_000001fc0ebaa1c0, C4<>;
S_000001fc0eb134a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fc0ebe0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001fc0ebe00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fc0ebe0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001fc0ebe0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001fc0ebe0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001fc0ebe01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fc0ebe01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fc0ebe0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001fc0ebe0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fc0ebe0288 .param/l "j" 0 4 12, C4<000010>;
P_000001fc0ebe02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fc0ebe02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fc0ebe0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001fc0ebe0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fc0ebe03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fc0ebe03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fc0ebe0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fc0ebe0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001fc0ebe0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001fc0ebe04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fc0ebe04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fc0ebe0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001fc0ebe0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001fc0ebe0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001fc0ebe05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fc0ebe0608 .param/l "xori" 0 4 8, C4<001110>;
v000001fc0eb74ef0_0 .var "ALUOp", 3 0;
v000001fc0eb75ad0_0 .var "ALUSrc", 0 0;
v000001fc0eb755d0_0 .var "MemReadEn", 0 0;
v000001fc0eb74f90_0 .var "MemWriteEn", 0 0;
v000001fc0eb75670_0 .var "MemtoReg", 0 0;
v000001fc0eb76c50_0 .var "RegDst", 0 0;
v000001fc0eb75030_0 .var "RegWriteEn", 0 0;
v000001fc0eb76610_0 .net "funct", 5 0, L_000001fc0ec2a6d0;  alias, 1 drivers
v000001fc0eb76750_0 .var "hlt", 0 0;
v000001fc0eb75f30_0 .net "opcode", 5 0, L_000001fc0eba8580;  alias, 1 drivers
v000001fc0eb75c10_0 .net "rst", 0 0, v000001fc0eba8b20_0;  alias, 1 drivers
E_000001fc0eb68400 .event anyedge, v000001fc0eb75c10_0, v000001fc0eb75f30_0, v000001fc0eb76610_0;
S_000001fc0eb13630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fc0eb68440 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fc0ebaa5b0 .functor BUFZ 32, L_000001fc0ec2bcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc0eb75cb0_0 .net "Data_Out", 31 0, L_000001fc0ebaa5b0;  alias, 1 drivers
v000001fc0eb766b0 .array "InstMem", 0 1023, 31 0;
v000001fc0eb75d50_0 .net *"_ivl_0", 31 0, L_000001fc0ec2bcb0;  1 drivers
v000001fc0eb75170_0 .net *"_ivl_3", 9 0, L_000001fc0ec2ba30;  1 drivers
v000001fc0eb75df0_0 .net *"_ivl_4", 11 0, L_000001fc0ec2bad0;  1 drivers
L_000001fc0ebe23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc0eb767f0_0 .net *"_ivl_7", 1 0, L_000001fc0ebe23a0;  1 drivers
v000001fc0eb75fd0_0 .net "addr", 31 0, v000001fc0eba1fb0_0;  alias, 1 drivers
v000001fc0eb76070_0 .var/i "i", 31 0;
L_000001fc0ec2bcb0 .array/port v000001fc0eb766b0, L_000001fc0ec2bad0;
L_000001fc0ec2ba30 .part v000001fc0eba1fb0_0, 0, 10;
L_000001fc0ec2bad0 .concat [ 10 2 0 0], L_000001fc0ec2ba30, L_000001fc0ebe23a0;
S_000001fc0eaa69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fc0ebaa540 .functor BUFZ 32, L_000001fc0ec29eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc0ebaa700 .functor BUFZ 32, L_000001fc0ec2ab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc0eb761b0_0 .net *"_ivl_0", 31 0, L_000001fc0ec29eb0;  1 drivers
v000001fc0eb52e10_0 .net *"_ivl_10", 6 0, L_000001fc0ec29ff0;  1 drivers
L_000001fc0ebe2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc0eb540d0_0 .net *"_ivl_13", 1 0, L_000001fc0ebe2478;  1 drivers
v000001fc0eba2730_0 .net *"_ivl_2", 6 0, L_000001fc0ec29f50;  1 drivers
L_000001fc0ebe2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc0eba31d0_0 .net *"_ivl_5", 1 0, L_000001fc0ebe2430;  1 drivers
v000001fc0eba25f0_0 .net *"_ivl_8", 31 0, L_000001fc0ec2ab30;  1 drivers
v000001fc0eba20f0_0 .net "clk", 0 0, L_000001fc0ebaaa10;  alias, 1 drivers
v000001fc0eba22d0_0 .var/i "i", 31 0;
v000001fc0eba1e70_0 .net "readData1", 31 0, L_000001fc0ebaa540;  alias, 1 drivers
v000001fc0eba2ff0_0 .net "readData2", 31 0, L_000001fc0ebaa700;  alias, 1 drivers
v000001fc0eba2410_0 .net "readRegister1", 4 0, L_000001fc0eba8760;  alias, 1 drivers
v000001fc0eba2550_0 .net "readRegister2", 4 0, L_000001fc0ec2b350;  alias, 1 drivers
v000001fc0eba1970 .array "registers", 31 0, 31 0;
v000001fc0eba3310_0 .net "rst", 0 0, v000001fc0eba8b20_0;  alias, 1 drivers
v000001fc0eba3270_0 .net "we", 0 0, v000001fc0eb75030_0;  alias, 1 drivers
v000001fc0eba1a10_0 .net "writeData", 31 0, L_000001fc0ec3d730;  alias, 1 drivers
v000001fc0eba2cd0_0 .net "writeRegister", 4 0, L_000001fc0ec2aa90;  alias, 1 drivers
E_000001fc0eb68780/0 .event negedge, v000001fc0eb75c10_0;
E_000001fc0eb68780/1 .event posedge, v000001fc0eba20f0_0;
E_000001fc0eb68780 .event/or E_000001fc0eb68780/0, E_000001fc0eb68780/1;
L_000001fc0ec29eb0 .array/port v000001fc0eba1970, L_000001fc0ec29f50;
L_000001fc0ec29f50 .concat [ 5 2 0 0], L_000001fc0eba8760, L_000001fc0ebe2430;
L_000001fc0ec2ab30 .array/port v000001fc0eba1970, L_000001fc0ec29ff0;
L_000001fc0ec29ff0 .concat [ 5 2 0 0], L_000001fc0ec2b350, L_000001fc0ebe2478;
S_000001fc0eaa6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fc0eaa69c0;
 .timescale 0 0;
v000001fc0eb752b0_0 .var/i "i", 31 0;
S_000001fc0eb11b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fc0eb68880 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fc0ebaa7e0 .functor NOT 1, v000001fc0eb76c50_0, C4<0>, C4<0>, C4<0>;
v000001fc0eba2af0_0 .net *"_ivl_0", 0 0, L_000001fc0ebaa7e0;  1 drivers
v000001fc0eba2870_0 .net "in1", 4 0, L_000001fc0ec2b350;  alias, 1 drivers
v000001fc0eba2190_0 .net "in2", 4 0, L_000001fc0eba8300;  alias, 1 drivers
v000001fc0eba1f10_0 .net "out", 4 0, L_000001fc0ec2aa90;  alias, 1 drivers
v000001fc0eba3090_0 .net "s", 0 0, v000001fc0eb76c50_0;  alias, 1 drivers
L_000001fc0ec2aa90 .functor MUXZ 5, L_000001fc0eba8300, L_000001fc0ec2b350, L_000001fc0ebaa7e0, C4<>;
S_000001fc0eb11ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fc0eb65740 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fc0ebaa0e0 .functor NOT 1, v000001fc0eb75670_0, C4<0>, C4<0>, C4<0>;
v000001fc0eba2690_0 .net *"_ivl_0", 0 0, L_000001fc0ebaa0e0;  1 drivers
v000001fc0eba24b0_0 .net "in1", 31 0, v000001fc0eba27d0_0;  alias, 1 drivers
v000001fc0eba33b0_0 .net "in2", 31 0, v000001fc0eba1650_0;  alias, 1 drivers
v000001fc0eba2b90_0 .net "out", 31 0, L_000001fc0ec3d730;  alias, 1 drivers
v000001fc0eba2910_0 .net "s", 0 0, v000001fc0eb75670_0;  alias, 1 drivers
L_000001fc0ec3d730 .functor MUXZ 32, v000001fc0eba1650_0, v000001fc0eba27d0_0, L_000001fc0ebaa0e0, C4<>;
S_000001fc0eafa8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fc0eafaa60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fc0eafaa98 .param/l "AND" 0 9 12, C4<0010>;
P_000001fc0eafaad0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fc0eafab08 .param/l "OR" 0 9 12, C4<0011>;
P_000001fc0eafab40 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fc0eafab78 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fc0eafabb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fc0eafabe8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fc0eafac20 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fc0eafac58 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fc0eafac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fc0eafacc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fc0ebe28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc0eba29b0_0 .net/2u *"_ivl_0", 31 0, L_000001fc0ebe28f8;  1 drivers
v000001fc0eba3130_0 .net "opSel", 3 0, v000001fc0eb74ef0_0;  alias, 1 drivers
v000001fc0eba2370_0 .net "operand1", 31 0, L_000001fc0ec3d690;  alias, 1 drivers
v000001fc0eba1dd0_0 .net "operand2", 31 0, L_000001fc0ec3d370;  alias, 1 drivers
v000001fc0eba27d0_0 .var "result", 31 0;
v000001fc0eba2a50_0 .net "zero", 0 0, L_000001fc0ec3dcd0;  alias, 1 drivers
E_000001fc0eb65840 .event anyedge, v000001fc0eb74ef0_0, v000001fc0eba2370_0, v000001fc0eb758f0_0;
L_000001fc0ec3dcd0 .cmp/eq 32, v000001fc0eba27d0_0, L_000001fc0ebe28f8;
S_000001fc0eb3f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001fc0ebe1660 .param/l "RType" 0 4 2, C4<000000>;
P_000001fc0ebe1698 .param/l "add" 0 4 5, C4<100000>;
P_000001fc0ebe16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fc0ebe1708 .param/l "addu" 0 4 5, C4<100001>;
P_000001fc0ebe1740 .param/l "and_" 0 4 5, C4<100100>;
P_000001fc0ebe1778 .param/l "andi" 0 4 8, C4<001100>;
P_000001fc0ebe17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fc0ebe17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fc0ebe1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fc0ebe1858 .param/l "j" 0 4 12, C4<000010>;
P_000001fc0ebe1890 .param/l "jal" 0 4 12, C4<000011>;
P_000001fc0ebe18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fc0ebe1900 .param/l "lw" 0 4 8, C4<100011>;
P_000001fc0ebe1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fc0ebe1970 .param/l "or_" 0 4 5, C4<100101>;
P_000001fc0ebe19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fc0ebe19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fc0ebe1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001fc0ebe1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001fc0ebe1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001fc0ebe1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fc0ebe1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fc0ebe1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001fc0ebe1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001fc0ebe1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fc0ebe1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001fc0eba1510_0 .var "PCsrc", 0 0;
v000001fc0eba1d30_0 .net "funct", 5 0, L_000001fc0ec2a6d0;  alias, 1 drivers
v000001fc0eba1ab0_0 .net "opcode", 5 0, L_000001fc0eba8580;  alias, 1 drivers
v000001fc0eba2c30_0 .net "operand1", 31 0, L_000001fc0ebaa540;  alias, 1 drivers
v000001fc0eba2d70_0 .net "operand2", 31 0, L_000001fc0ec3d370;  alias, 1 drivers
v000001fc0eba2f50_0 .net "rst", 0 0, v000001fc0eba8b20_0;  alias, 1 drivers
E_000001fc0eb65a80/0 .event anyedge, v000001fc0eb75c10_0, v000001fc0eb75f30_0, v000001fc0eba1e70_0, v000001fc0eb758f0_0;
E_000001fc0eb65a80/1 .event anyedge, v000001fc0eb76610_0;
E_000001fc0eb65a80 .event/or E_000001fc0eb65a80/0, E_000001fc0eb65a80/1;
S_000001fc0eb3f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fc0eba2e10 .array "DataMem", 0 1023, 31 0;
v000001fc0eba2eb0_0 .net "address", 31 0, v000001fc0eba27d0_0;  alias, 1 drivers
v000001fc0eba1830_0 .net "clock", 0 0, L_000001fc0ebaa690;  1 drivers
v000001fc0eba1b50_0 .net "data", 31 0, L_000001fc0ebaa700;  alias, 1 drivers
v000001fc0eba15b0_0 .var/i "i", 31 0;
v000001fc0eba1650_0 .var "q", 31 0;
v000001fc0eba16f0_0 .net "rden", 0 0, v000001fc0eb755d0_0;  alias, 1 drivers
v000001fc0eba1790_0 .net "wren", 0 0, v000001fc0eb74f90_0;  alias, 1 drivers
E_000001fc0eb65cc0 .event posedge, v000001fc0eba1830_0;
S_000001fc0ebe1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001fc0eb69c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fc0eb65d40 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fc0eba18d0_0 .net "PCin", 31 0, L_000001fc0ec2b670;  alias, 1 drivers
v000001fc0eba1fb0_0 .var "PCout", 31 0;
v000001fc0eba1bf0_0 .net "clk", 0 0, L_000001fc0ebaaa10;  alias, 1 drivers
v000001fc0eba1c90_0 .net "rst", 0 0, v000001fc0eba8b20_0;  alias, 1 drivers
    .scope S_000001fc0eb3f1a0;
T_0 ;
    %wait E_000001fc0eb65a80;
    %load/vec4 v000001fc0eba2f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc0eba1510_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fc0eba1ab0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001fc0eba2c30_0;
    %load/vec4 v000001fc0eba2d70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001fc0eba1ab0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fc0eba2c30_0;
    %load/vec4 v000001fc0eba2d70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001fc0eba1ab0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001fc0eba1ab0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fc0eba1ab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fc0eba1d30_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001fc0eba1510_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fc0ebe1c20;
T_1 ;
    %wait E_000001fc0eb68780;
    %load/vec4 v000001fc0eba1c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fc0eba1fb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fc0eba18d0_0;
    %assign/vec4 v000001fc0eba1fb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fc0eb13630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc0eb76070_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fc0eb76070_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fc0eb76070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %load/vec4 v000001fc0eb76070_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc0eb76070_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eb766b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fc0eb134a0;
T_3 ;
    %wait E_000001fc0eb68400;
    %load/vec4 v000001fc0eb75c10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fc0eb76750_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc0eb75030_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc0eb74f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc0eb75670_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc0eb755d0_0, 0;
    %assign/vec4 v000001fc0eb76c50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fc0eb76750_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fc0eb74ef0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fc0eb75ad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fc0eb75030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fc0eb74f90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fc0eb75670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fc0eb755d0_0, 0, 1;
    %store/vec4 v000001fc0eb76c50_0, 0, 1;
    %load/vec4 v000001fc0eb75f30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb76750_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb76c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75030_0, 0;
    %load/vec4 v000001fc0eb76610_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb76c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc0eb76c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb755d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75670_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb74f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc0eb75ad0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc0eb74ef0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fc0eaa69c0;
T_4 ;
    %wait E_000001fc0eb68780;
    %fork t_1, S_000001fc0eaa6b50;
    %jmp t_0;
    .scope S_000001fc0eaa6b50;
t_1 ;
    %load/vec4 v000001fc0eba3310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc0eb752b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fc0eb752b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fc0eb752b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eba1970, 0, 4;
    %load/vec4 v000001fc0eb752b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc0eb752b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fc0eba3270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fc0eba1a10_0;
    %load/vec4 v000001fc0eba2cd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eba1970, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eba1970, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fc0eaa69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fc0eaa69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc0eba22d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fc0eba22d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fc0eba22d0_0;
    %ix/getv/s 4, v000001fc0eba22d0_0;
    %load/vec4a v000001fc0eba1970, 4;
    %ix/getv/s 4, v000001fc0eba22d0_0;
    %load/vec4a v000001fc0eba1970, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fc0eba22d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc0eba22d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fc0eafa8d0;
T_6 ;
    %wait E_000001fc0eb65840;
    %load/vec4 v000001fc0eba3130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fc0eba2370_0;
    %load/vec4 v000001fc0eba1dd0_0;
    %add;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fc0eba2370_0;
    %load/vec4 v000001fc0eba1dd0_0;
    %sub;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fc0eba2370_0;
    %load/vec4 v000001fc0eba1dd0_0;
    %and;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fc0eba2370_0;
    %load/vec4 v000001fc0eba1dd0_0;
    %or;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fc0eba2370_0;
    %load/vec4 v000001fc0eba1dd0_0;
    %xor;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fc0eba2370_0;
    %load/vec4 v000001fc0eba1dd0_0;
    %or;
    %inv;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fc0eba2370_0;
    %load/vec4 v000001fc0eba1dd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fc0eba1dd0_0;
    %load/vec4 v000001fc0eba2370_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fc0eba2370_0;
    %ix/getv 4, v000001fc0eba1dd0_0;
    %shiftl 4;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fc0eba2370_0;
    %ix/getv 4, v000001fc0eba1dd0_0;
    %shiftr 4;
    %assign/vec4 v000001fc0eba27d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fc0eb3f330;
T_7 ;
    %wait E_000001fc0eb65cc0;
    %load/vec4 v000001fc0eba16f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fc0eba2eb0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fc0eba2e10, 4;
    %assign/vec4 v000001fc0eba1650_0, 0;
T_7.0 ;
    %load/vec4 v000001fc0eba1790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fc0eba1b50_0;
    %ix/getv 3, v000001fc0eba2eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eba2e10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fc0eb3f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc0eba15b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fc0eba15b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fc0eba15b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc0eba2e10, 0, 4;
    %load/vec4 v000001fc0eba15b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc0eba15b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001fc0eb3f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc0eba15b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fc0eba15b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fc0eba15b0_0;
    %load/vec4a v000001fc0eba2e10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fc0eba15b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fc0eba15b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc0eba15b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fc0eb69c20;
T_10 ;
    %wait E_000001fc0eb68780;
    %load/vec4 v000001fc0eba8c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fc0eba9340_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fc0eba9340_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fc0eba9340_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fc0eb69900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc0eba7c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc0eba8b20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fc0eb69900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fc0eba7c20_0;
    %inv;
    %assign/vec4 v000001fc0eba7c20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fc0eb69900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc0eba8b20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc0eba8b20_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fc0eba7f40_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
