<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: hal_lld_f100.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('hal__lld__f100_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">hal_lld_f100.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hal__lld__f100_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">    Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">    You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">        http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * @defgroup STM32F100_HAL STM32F100 HAL Support</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * @details HAL support for STM32 Value Line LD, MD and HD sub-families.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * @ingroup HAL</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * @file    STM32F1xx/hal_lld_f100.h</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * @brief   STM32F100 Value Line HAL subsystem low level driver header.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * @addtogroup STM32F100_HAL</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifndef _HAL_LLD_F100_H_</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define _HAL_LLD_F100_H_</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Driver constants.                                                         */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * @name    Absolute Maximum Ratings</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * @brief   Maximum system clock frequency.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">   46</a></span>&#160;<span class="preprocessor">#define STM32_SYSCLK_MAX        24000000</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * @brief   Maximum HSE clock frequency.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">   51</a></span>&#160;<span class="preprocessor">#define STM32_HSECLK_MAX        24000000</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * @brief   Minimum HSE clock frequency.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">   56</a></span>&#160;<span class="preprocessor">#define STM32_HSECLK_MIN        1000000</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * @brief   Maximum LSE clock frequency.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga90a027752339c87b502e7638a7493f67">   61</a></span>&#160;<span class="preprocessor">#define STM32_LSECLK_MAX        1000000</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * @brief   Minimum LSE clock frequency.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">   66</a></span>&#160;<span class="preprocessor">#define STM32_LSECLK_MIN        32768</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * @brief   Maximum PLLs input clock frequency.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">   71</a></span>&#160;<span class="preprocessor">#define STM32_PLLIN_MAX         24000000</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * @brief   Minimum PLLs input clock frequency.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">   76</a></span>&#160;<span class="preprocessor">#define STM32_PLLIN_MIN         1000000</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * @brief   Maximum PLL output clock frequency.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">   81</a></span>&#160;<span class="preprocessor">#define STM32_PLLOUT_MAX        24000000</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * @brief   Minimum PLL output clock frequency.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">   86</a></span>&#160;<span class="preprocessor">#define STM32_PLLOUT_MIN        16000000</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * @brief   Maximum APB1 clock frequency.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">   91</a></span>&#160;<span class="preprocessor">#define STM32_PCLK1_MAX         24000000</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * @brief   Maximum APB2 clock frequency.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">   96</a></span>&#160;<span class="preprocessor">#define STM32_PCLK2_MAX         24000000</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * @brief   Maximum ADC clock frequency.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga65bc862d854e0ebe1b8dc0426fa37351">  101</a></span>&#160;<span class="preprocessor">#define STM32_ADCCLK_MAX        12000000</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * @name    RCC_CFGR register bits definitions</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga6a49bf4388f3acf15661252b3bb7547b">  108</a></span>&#160;<span class="preprocessor">#define STM32_SW_HSI            (0 &lt;&lt; 0)    </span><span class="comment">/**&lt; SYSCLK source is HSI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">  109</a></span>&#160;<span class="preprocessor">#define STM32_SW_HSE            (1 &lt;&lt; 0)    </span><span class="comment">/**&lt; SYSCLK source is HSE.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">  110</a></span>&#160;<span class="preprocessor">#define STM32_SW_PLL            (2 &lt;&lt; 0)    </span><span class="comment">/**&lt; SYSCLK source is PLL.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">  112</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV1         (0 &lt;&lt; 4)    </span><span class="comment">/**&lt; SYSCLK divided by 1.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">  113</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV2         (8 &lt;&lt; 4)    </span><span class="comment">/**&lt; SYSCLK divided by 2.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">  114</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV4         (9 &lt;&lt; 4)    </span><span class="comment">/**&lt; SYSCLK divided by 4.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gaaa6b23363a848239b048cde5b565e2d5">  115</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV8         (10 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 8.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gaab6772439c76981e1c1d23bf97ec3910">  116</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV16        (11 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 16.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga152f3c2eabcc96019194c85bb2f7f2af">  117</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV64        (12 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 64.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga6ea1e82317d266fa344d6787f485e991">  118</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV128       (13 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 128.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga7099ae3ddeb74537f4a34f1e36730dbe">  119</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV256       (14 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 256.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gaac6d223ccd51614bd3c8f354b16e4671">  120</a></span>&#160;<span class="preprocessor">#define STM32_HPRE_DIV512       (15 &lt;&lt; 4)   </span><span class="comment">/**&lt; SYSCLK divided by 512.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga3c9ece8fc206039d5723f8016adb789d">  122</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV1        (0 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 1.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">  123</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV2        (4 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 2.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">  124</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV4        (5 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 4.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gab7b100956dae0246dd9faa0a54010b17">  125</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV8        (6 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 8.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga750b0ba24dbebb1fac1a3b2330666350">  126</a></span>&#160;<span class="preprocessor">#define STM32_PPRE1_DIV16       (7 &lt;&lt; 8)    </span><span class="comment">/**&lt; HCLK divided by 16.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga9883bc736b03534d09789f13a6026c31">  128</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV1        (0 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 1.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">  129</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV2        (4 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 2.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gaa85c01042fcee21da997473f4f42ba78">  130</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV4        (5 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 4.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga0db040c759cc09cee6261301a952d862">  131</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV8        (6 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 8.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gaf986782e091335aeaf0235635d20353d">  132</a></span>&#160;<span class="preprocessor">#define STM32_PPRE2_DIV16       (7 &lt;&lt; 11)   </span><span class="comment">/**&lt; HCLK divided by 16.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gaedf6c315cac4eed84eefb906f11909d5">  134</a></span>&#160;<span class="preprocessor">#define STM32_ADCPRE_DIV2       (0 &lt;&lt; 14)   </span><span class="comment">/**&lt; PPRE2 divided by 2.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gac85f817c97ee65cef48408aae15a4275">  135</a></span>&#160;<span class="preprocessor">#define STM32_ADCPRE_DIV4       (1 &lt;&lt; 14)   </span><span class="comment">/**&lt; PPRE2 divided by 4.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gad628210302793a5ffdd7a92515c2d3a1">  136</a></span>&#160;<span class="preprocessor">#define STM32_ADCPRE_DIV6       (2 &lt;&lt; 14)   </span><span class="comment">/**&lt; PPRE2 divided by 6.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gacc4296ec001b1f54da48a503c68af27a">  137</a></span>&#160;<span class="preprocessor">#define STM32_ADCPRE_DIV8       (3 &lt;&lt; 14)   </span><span class="comment">/**&lt; PPRE2 divided by 8.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gac8438d5c9b3c6bfd0346e1026b8055fc">  139</a></span>&#160;<span class="preprocessor">#define STM32_PLLSRC_HSI        (0 &lt;&lt; 16)   </span><span class="comment">/**&lt; PLL clock source is HSI.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">  140</a></span>&#160;<span class="preprocessor">#define STM32_PLLSRC_HSE        (1 &lt;&lt; 16)   </span><span class="comment">/**&lt; PLL clock source is HSE.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga70455e18b40c7dc6fd0a2a2dc32df2b2">  142</a></span>&#160;<span class="preprocessor">#define STM32_PLLXTPRE_DIV1     (0 &lt;&lt; 17)   </span><span class="comment">/**&lt; HSE divided by 1.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga1e7e686a70079862ff8e7e14d9d85124">  143</a></span>&#160;<span class="preprocessor">#define STM32_PLLXTPRE_DIV2     (1 &lt;&lt; 17)   </span><span class="comment">/**&lt; HSE divided by 2.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">  145</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_NOCLOCK    (0 &lt;&lt; 24)   </span><span class="comment">/**&lt; No clock on MCO pin.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga71174f23b983106024aff472715ca05a">  146</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_SYSCLK     (4 &lt;&lt; 24)   </span><span class="comment">/**&lt; SYSCLK on MCO pin.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga43bbd417ae1c7f675695ef58354efd42">  147</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_HSI        (5 &lt;&lt; 24)   </span><span class="comment">/**&lt; HSI clock on MCO pin.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga7795741bb26f4cae45b88420a7be9d74">  148</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_HSE        (6 &lt;&lt; 24)   </span><span class="comment">/**&lt; HSE clock on MCO pin.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga748f9b5a526eba086275563808846abc">  149</a></span>&#160;<span class="preprocessor">#define STM32_MCOSEL_PLLDIV2    (7 &lt;&lt; 24)   </span><span class="comment">/**&lt; PLL/2 clock on MCO pin.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * @name    RCC_BDCR register bits definitions</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">  156</a></span>&#160;<span class="preprocessor">#define STM32_RTCSEL_MASK       (3 &lt;&lt; 8)    </span><span class="comment">/**&lt; RTC clock source mask.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga5ab9353b28c9eb66d0713d0d29170550">  157</a></span>&#160;<span class="preprocessor">#define STM32_RTCSEL_NOCLOCK    (0 &lt;&lt; 8)    </span><span class="comment">/**&lt; No clock.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gacebd50151baf59de1d9185874b85b709">  158</a></span>&#160;<span class="preprocessor">#define STM32_RTCSEL_LSE        (1 &lt;&lt; 8)    </span><span class="comment">/**&lt; LSE used as RTC clock.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gac5132550f1ca29b308396261787a3700">  159</a></span>&#160;<span class="preprocessor">#define STM32_RTCSEL_LSI        (2 &lt;&lt; 8)    </span><span class="comment">/**&lt; LSI used as RTC clock.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gab364b1de8f49e6c04ae8b7a90360c7e2">  160</a></span>&#160;<span class="preprocessor">#define STM32_RTCSEL_HSEDIV     (3 &lt;&lt; 8)    </span><span class="comment">/**&lt; HSE divided by 128 used as</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">                                                 RTC clock.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* Driver pre-compile time settings.                                         */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * @name    Configuration options</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * @brief   Main clock source selection.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * @note    If the selected clock source is not the PLL then the PLL is not</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> *          initialized and started.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * @note    The default value is calculated for a 72MHz system clock from</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#if !defined(STM32_SW) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define STM32_SW                    STM32_SW_PLL</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">  181</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * @brief   Clock source for the PLL.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> * @note    This setting has only effect if the PLL is selected as the</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> *          system clock source.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * @note    The default value is calculated for a 72MHz system clock from</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#if !defined(STM32_PLLSRC) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define STM32_PLLSRC                STM32_PLLSRC_HSE</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">  192</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * @brief   Crystal PLL pre-divider.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * @note    This setting has only effect if the PLL is selected as the</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> *          system clock source.</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * @note    The default value is calculated for a 72MHz system clock from</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#if !defined(STM32_PLLXTPRE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define STM32_PLLXTPRE              STM32_PLLXTPRE_DIV1</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gad7443fb89c1569f264a218209fbe8ddd">  203</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> * @brief   PLL multiplier value.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * @note    The allowed range is 2...16.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * @note    The default value is calculated for a 24MHz system clock from</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#if !defined(STM32_PLLMUL_VALUE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define STM32_PLLMUL_VALUE          3</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">  213</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> * @brief   AHB prescaler value.</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * @note    The default value is calculated for a 24MHz system clock from</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> *          a 8MHz crystal using the PLL.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#if !defined(STM32_HPRE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define STM32_HPRE                  STM32_HPRE_DIV1</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">  222</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> * @brief   APB1 prescaler value.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#if !defined(STM32_PPRE1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define STM32_PPRE1                 STM32_PPRE1_DIV1</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">  229</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * @brief   APB2 prescaler value.</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#if !defined(STM32_PPRE2) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define STM32_PPRE2                 STM32_PPRE2_DIV1</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">  236</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> * @brief   ADC prescaler value.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#if !defined(STM32_ADCPRE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define STM32_ADCPRE                STM32_ADCPRE_DIV2</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6">  243</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * @brief   MCO pin setting.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#if !defined(STM32_MCOSEL) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define STM32_MCOSEL                   STM32_MCOSEL_NOCLOCK</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">  250</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> * @brief   RTC clock source.</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#if !defined(STM32_RTCSEL) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define STM32_RTCSEL                   STM32_RTCSEL_LSI</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">  257</a></span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/** @} */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* Derived constants and error checks.                                       */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/*===========================================================================*/</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * Configuration-related checks.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#if !defined(STM32F100_MCUCONF)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#error &quot;Using a wrong mcuconf.h file, STM32F100_MCUCONF not defined&quot;</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * HSI related checks.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#if STM32_HSI_ENABLED</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_HSI_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#if STM32_SW == STM32_SW_HSI</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_SW&quot;</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#if (STM32_SW == STM32_SW_PLL) &amp;&amp; (STM32_PLLSRC == STM32_PLLSRC_HSI)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_SW and STM32_PLLSRC&quot;</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#if (STM32_MCOSEL == STM32_MCOSEL_HSI) ||                                   \</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">    ((STM32_MCOSEL == STM32_MCOSEL_PLLDIV2) &amp;&amp;                              \</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">     (STM32_PLLSRC == STM32_PLLSRC_HSI))</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#error &quot;HSI not enabled, required by STM32_MCOSEL&quot;</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_HSI_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> * HSE related checks.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#if STM32_HSE_ENABLED</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#if STM32_HSECLK == 0</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#error &quot;HSE frequency not defined&quot;</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#elif (STM32_HSECLK &lt; STM32_HSECLK_MIN) || (STM32_HSECLK &gt; STM32_HSECLK_MAX)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#error &quot;STM32_HSECLK outside acceptable range (STM32_HSECLK_MIN...STM32_HSECLK_MAX)&quot;</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_HSE_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#if STM32_SW == STM32_SW_HSE</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#error &quot;HSE not enabled, required by STM32_SW&quot;</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#if (STM32_SW == STM32_SW_PLL) &amp;&amp; (STM32_PLLSRC == STM32_PLLSRC_HSE)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#error &quot;HSE not enabled, required by STM32_SW and STM32_PLLSRC&quot;</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#if (STM32_MCOSEL == STM32_MCOSEL_HSE) ||                                   \</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">    ((STM32_MCOSEL == STM32_MCOSEL_PLLDIV2) &amp;&amp;                              \</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">     (STM32_PLLSRC == STM32_PLLSRC_HSE))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#error &quot;HSE not enabled, required by STM32_MCOSEL&quot;</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#if STM32_RTCSEL == STM32_RTCSEL_HSEDIV</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#error &quot;HSE not enabled, required by STM32_RTCSELSEL&quot;</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_HSE_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> * LSI related checks.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#if STM32_LSI_ENABLED</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_LSI_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#if STM32_RTCSEL == STM32_RTCSEL_LSI</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#error &quot;LSI not enabled, required by STM32_RTCSEL&quot;</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_LSI_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> * LSE related checks.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#if STM32_LSE_ENABLED</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#if (STM32_LSECLK == 0)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#error &quot;LSE frequency not defined&quot;</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#if (STM32_LSECLK &lt; STM32_LSECLK_MIN) || (STM32_LSECLK &gt; STM32_LSECLK_MAX)</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#error &quot;STM32_LSECLK outside acceptable range (STM32_LSECLK_MIN...STM32_LSECLK_MAX)&quot;</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* !STM32_LSE_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#if STM32_RTCSEL == STM32_RTCSEL_LSE</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#error &quot;LSE not enabled, required by STM32_RTCSEL&quot;</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !STM32_LSE_ENABLED */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* PLL activation conditions.*/</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#if (STM32_SW == STM32_SW_PLL) ||                                           \</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">    (STM32_MCOSEL == STM32_MCOSEL_PLLDIV2) ||                               \</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">    defined(__DOXYGEN__)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> * @brief   PLL activation flag.</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define STM32_ACTIVATE_PLL          TRUE</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga50581c0af9cad3a47d3a72476236a810">  367</a></span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define STM32_ACTIVATE_PLL          FALSE</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* HSE prescaler setting check.*/</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#if (STM32_PLLXTPRE != STM32_PLLXTPRE_DIV1) &amp;&amp;                              \</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">    (STM32_PLLXTPRE != STM32_PLLXTPRE_DIV2)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PLLXTPRE value specified&quot;</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> * @brief   PLLMUL field.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#if ((STM32_PLLMUL_VALUE &gt;= 2) &amp;&amp; (STM32_PLLMUL_VALUE &lt;= 16)) ||            \</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">    defined(__DOXYGEN__)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define STM32_PLLMUL                ((STM32_PLLMUL_VALUE - 2) &lt;&lt; 18)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">  383</a></span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PLLMUL_VALUE value specified&quot;</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> * @brief   PLL input clock frequency.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#if (STM32_PLLSRC == STM32_PLLSRC_HSE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#if STM32_PLLXTPRE == STM32_PLLXTPRE_DIV1</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define STM32_PLLCLKIN              (STM32_HSECLK / 1)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">  393</a></span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define STM32_PLLCLKIN              (STM32_HSECLK / 2)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#elif STM32_PLLSRC == STM32_PLLSRC_HSI</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define STM32_PLLCLKIN              (STM32_HSICLK / 2)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PLLSRC value specified&quot;</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* PLL input frequency range check.*/</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#if (STM32_PLLCLKIN &lt; STM32_PLLIN_MIN) || (STM32_PLLCLKIN &gt; STM32_PLLIN_MAX)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#error &quot;STM32_PLLCLKIN outside acceptable range (STM32_PLLIN_MIN...STM32_PLLIN_MAX)&quot;</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> * @brief   PLL output clock frequency.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define STM32_PLLCLKOUT             (STM32_PLLCLKIN * STM32_PLLMUL_VALUE)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">  411</a></span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* PLL output frequency range check.*/</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#if (STM32_PLLCLKOUT &lt; STM32_PLLOUT_MIN) || (STM32_PLLCLKOUT &gt; STM32_PLLOUT_MAX)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#error &quot;STM32_PLLCLKOUT outside acceptable range (STM32_PLLOUT_MIN...STM32_PLLOUT_MAX)&quot;</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> * @brief   System clock source.</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#if (STM32_SW == STM32_SW_PLL) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define STM32_SYSCLK                STM32_PLLCLKOUT</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">  422</a></span>&#160;<span class="preprocessor">#elif (STM32_SW == STM32_SW_HSI)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define STM32_SYSCLK                STM32_HSICLK</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#elif (STM32_SW == STM32_SW_HSE)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define STM32_SYSCLK                STM32_HSECLK</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_SW value specified&quot;</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* Check on the system clock.*/</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#if STM32_SYSCLK &gt; STM32_SYSCLK_MAX</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#error &quot;STM32_SYSCLK above maximum rated frequency (STM32_SYSCLK_MAX)&quot;</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"> * @brief   AHB frequency.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#if (STM32_HPRE == STM32_HPRE_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 1)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">  440</a></span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV2</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 2)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV4</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 4)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV8</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 8)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV16</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 16)</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV64</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 64)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV128</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 128)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV256</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 256)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#elif STM32_HPRE == STM32_HPRE_DIV512</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define STM32_HCLK                  (STM32_SYSCLK / 512)</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_HPRE value specified&quot;</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* AHB frequency check.*/</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#if STM32_HCLK &gt; STM32_SYSCLK_MAX</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#error &quot;STM32_HCLK exceeding maximum frequency (STM32_SYSCLK_MAX)&quot;</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * @brief   APB1 frequency.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#if (STM32_PPRE1 == STM32_PPRE1_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define STM32_PCLK1                 (STM32_HCLK / 1)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">  470</a></span>&#160;<span class="preprocessor">#elif STM32_PPRE1 == STM32_PPRE1_DIV2</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define STM32_PCLK1                 (STM32_HCLK / 2)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#elif STM32_PPRE1 == STM32_PPRE1_DIV4</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define STM32_PCLK1                 (STM32_HCLK / 4)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#elif STM32_PPRE1 == STM32_PPRE1_DIV8</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define STM32_PCLK1                 (STM32_HCLK / 8)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#elif STM32_PPRE1 == STM32_PPRE1_DIV16</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define STM32_PCLK1                 (STM32_HCLK / 16)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PPRE1 value specified&quot;</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/* APB1 frequency check.*/</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#if STM32_PCLK1 &gt; STM32_PCLK1_MAX</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#error &quot;STM32_PCLK1 exceeding maximum frequency (STM32_PCLK1_MAX)&quot;</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> * @brief   APB2 frequency.</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#if (STM32_PPRE2 == STM32_PPRE2_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define STM32_PCLK2                 (STM32_HCLK / 1)</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">  492</a></span>&#160;<span class="preprocessor">#elif STM32_PPRE2 == STM32_PPRE2_DIV2</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define STM32_PCLK2                 (STM32_HCLK / 2)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#elif STM32_PPRE2 == STM32_PPRE2_DIV4</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define STM32_PCLK2                 (STM32_HCLK / 4)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#elif STM32_PPRE2 == STM32_PPRE2_DIV8</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define STM32_PCLK2                 (STM32_HCLK / 8)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#elif STM32_PPRE2 == STM32_PPRE2_DIV16</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define STM32_PCLK2                 (STM32_HCLK / 16)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_PPRE2 value specified&quot;</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* APB2 frequency check.*/</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#if STM32_PCLK2 &gt; STM32_PCLK2_MAX</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#error &quot;STM32_PCLK2 exceeding maximum frequency (STM32_PCLK2_MAX)&quot;</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * @brief   RTC clock.</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#if (STM32_RTCSEL == STM32_RTCSEL_LSE) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define STM32_RTCCLK                STM32_LSECLK</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga0fe3df90a74776d29cc824a0e24069b5">  514</a></span>&#160;<span class="preprocessor">#elif STM32_RTCSEL == STM32_RTCSEL_LSI</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define STM32_RTCCLK                STM32_LSICLK</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#elif STM32_RTCSEL == STM32_RTCSEL_HSEDIV</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define STM32_RTCCLK                (STM32_HSECLK / 128)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#elif STM32_RTCSEL == STM32_RTCSEL_NOCLOCK</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define STM32_RTCCLK                0</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#error &quot;invalid source selected for RTC clock&quot;</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * @brief   ADC frequency.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#if (STM32_ADCPRE == STM32_ADCPRE_DIV2) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define STM32_ADCCLK                (STM32_PCLK2 / 2)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga62f559490a97de4746d6963d946e1e37">  529</a></span>&#160;<span class="preprocessor">#elif STM32_ADCPRE == STM32_ADCPRE_DIV4</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define STM32_ADCCLK                (STM32_PCLK2 / 4)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#elif STM32_ADCPRE == STM32_ADCPRE_DIV6</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define STM32_ADCCLK                (STM32_PCLK2 / 6)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#elif STM32_ADCPRE == STM32_ADCPRE_DIV8</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define STM32_ADCCLK                (STM32_PCLK2 / 8)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#error &quot;invalid STM32_ADCPRE value specified&quot;</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* ADC frequency check.*/</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#if STM32_ADCCLK &gt; STM32_ADCCLK_MAX</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#error &quot;STM32_ADCCLK exceeding maximum frequency (STM32_ADCCLK_MAX)&quot;</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> * @brief   Timers 2, 3, 4, 5, 6, 7, 12, 13, 14 clock.</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#if (STM32_PPRE1 == STM32_PPRE1_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define STM32_TIMCLK1               (STM32_PCLK1 * 1)</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga8d53f5e948e73dc86013349c17f742f3">  549</a></span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define STM32_TIMCLK1               (STM32_PCLK1 * 2)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> * @brief   Timers 1, 8, 9, 10, 11 clock.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#if (STM32_PPRE2 == STM32_PPRE2_DIV1) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define STM32_TIMCLK2               (STM32_PCLK2 * 1)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#gacacec831f4aa8037c710ab56c7a73686">  558</a></span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define STM32_TIMCLK2               (STM32_PCLK2 * 2)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> * @brief   Flash settings.</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#if (STM32_HCLK &lt;= 24000000) || defined(__DOXYGEN__)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define STM32_FLASHBITS             0x00000010</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_t_m32_f100___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">  567</a></span>&#160;<span class="preprocessor">#elif STM32_HCLK &lt;= 48000000</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define STM32_FLASHBITS             0x00000011</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define STM32_FLASHBITS             0x00000012</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _HAL_LLD_F100_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">/** @} */</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_ee25811a80f3df4596c0c063d26ab926.html">acw</a></li><li class="navelem"><a class="el" href="dir_f0cf4720dbf09e66e541bd1634883892.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_1b866f7f8b91552d65f790ee4eda4ae2.html">ChibiOS_18.2.0</a></li><li class="navelem"><a class="el" href="dir_83f82ff3dedc9d2a86c66065100ebdfe.html">os</a></li><li class="navelem"><a class="el" href="dir_94598eb9a62b15169f3f1ce54d3caeb4.html">hal</a></li><li class="navelem"><a class="el" href="dir_6eb18b0b63dc12c1d948690b95cda1ae.html">ports</a></li><li class="navelem"><a class="el" href="dir_cc07318dd0672f6c5dd786bd58cc294d.html">STM32</a></li><li class="navelem"><a class="el" href="dir_5243cd676ee503ab4d277163897d9bf6.html">STM32F1xx</a></li><li class="navelem"><a class="el" href="hal__lld__f100_8h.html">hal_lld_f100.h</a></li>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
