============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 26 2019  11:54:59 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1          15    35.197    gscl45nm 
AOI21X1         45   126.711    gscl45nm 
BUFX2          113   265.154    gscl45nm 
DFFSR           63   650.450    gscl45nm 
FAX1             1     8.917    gscl45nm 
HAX1           132   619.476    gscl45nm 
INVX1          245   344.935    gscl45nm 
MUX2X1          59   221.510    gscl45nm 
NAND2X1          2     3.754    gscl45nm 
NAND3X1          5    11.732    gscl45nm 
NOR3X1           5    14.079    gscl45nm 
OAI21X1         38   107.000    gscl45nm 
OR2X1            3     7.039    gscl45nm 
XOR2X1           5    23.465    gscl45nm 
-----------------------------------------
total          731  2439.421             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        63  650.450   26.7 
inverter         245  344.935   14.1 
buffer           113  265.154   10.9 
logic            310 1178.882   48.3 
-------------------------------------
total            731 2439.421  100.0 

