// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        gradxy_data_dout,
        gradxy_data_num_data_valid,
        gradxy_data_fifo_cap,
        gradxy_data_empty_n,
        gradxy_data_read,
        gradxyg_data_din,
        gradxyg_data_num_data_valid,
        gradxyg_data_fifo_cap,
        gradxyg_data_full_n,
        gradxyg_data_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] gradxy_data_dout;
input  [1:0] gradxy_data_num_data_valid;
input  [1:0] gradxy_data_fifo_cap;
input   gradxy_data_empty_n;
output   gradxy_data_read;
output  [15:0] gradxyg_data_din;
input  [1:0] gradxyg_data_num_data_valid;
input  [1:0] gradxyg_data_fifo_cap;
input   gradxyg_data_full_n;
output   gradxyg_data_write;
input  [15:0] img_height;
input  [15:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg gradxy_data_read;
reg[15:0] gradxyg_data_din;
reg gradxyg_data_write;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gradxyg_data_blk_n;
wire    ap_CS_fsm_state12;
wire   [1:0] trunc_ln214_fu_224_p1;
reg   [1:0] trunc_ln214_reg_500;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln268_fu_207_p2;
wire   [1:0] bottom_2_fu_265_p3;
reg   [1:0] bottom_2_reg_505;
wire   [1:0] mid_2_fu_296_p3;
reg   [1:0] mid_2_reg_510;
wire   [1:0] top_1_fu_327_p3;
reg   [1:0] top_1_reg_515;
wire   [0:0] cmp_i_i488_i_fu_336_p2;
reg   [0:0] cmp_i_i488_i_reg_520;
reg    buf_ce0;
wire   [15:0] buf_q0;
reg   [11:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [15:0] buf_d1;
reg    buf_1_ce0;
wire   [15:0] buf_1_q0;
reg   [11:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [15:0] buf_1_d1;
wire   [15:0] buf_2_q0;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_start;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_done;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_idle;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_ready;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_gradxy_data_read;
wire   [11:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_address1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_ce1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_we1;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_d1;
wire   [11:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_address1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_ce1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_we1;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_d1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_start;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_done;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_idle;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_ready;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxy_data_read;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxyg_data_din;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxyg_data_write;
wire   [11:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_address0;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_ce0;
wire   [11:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_address1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_ce1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_we1;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_d1;
wire   [11:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_address0;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_ce0;
wire   [11:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_address1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_ce1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_we1;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_d1;
wire   [11:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_address0;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_ce0;
wire   [11:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_address1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_ce1;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_we1;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_d1;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078458_out;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078458_out_ap_vld;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078757_out;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078757_out_ap_vld;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079155_out;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079155_out_ap_vld;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079454_out;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079454_out_ap_vld;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079852_out;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079852_out_ap_vld;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_080151_out;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_080151_out_ap_vld;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din1;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din2;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din3;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din4;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din5;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din6;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din7;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din8;
wire   [15:0] grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din9;
wire    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_ce;
reg   [15:0] grp_xFApplyMask3x3_4_s_fu_173_p_i00_val;
reg   [15:0] grp_xFApplyMask3x3_4_s_fu_173_p_i01_val;
reg   [15:0] grp_xFApplyMask3x3_4_s_fu_173_p_i02_val;
reg   [15:0] grp_xFApplyMask3x3_4_s_fu_173_p_i10_val;
reg   [15:0] grp_xFApplyMask3x3_4_s_fu_173_p_i11_val;
reg   [15:0] grp_xFApplyMask3x3_4_s_fu_173_p_i12_val;
reg   [15:0] grp_xFApplyMask3x3_4_s_fu_173_p_i20_val;
reg   [15:0] grp_xFApplyMask3x3_4_s_fu_173_p_i21_val;
reg   [15:0] grp_xFApplyMask3x3_4_s_fu_173_p_i22_val;
wire   [15:0] grp_xFApplyMask3x3_4_s_fu_173_ap_return;
reg    grp_xFApplyMask3x3_4_s_fu_173_ap_ce;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [12:0] row_ind_fu_66;
wire   [12:0] row_ind_9_fu_354_p3;
reg   [12:0] row_fu_70;
wire   [12:0] row_20_fu_362_p2;
reg   [1:0] top_fu_74;
reg   [1:0] mid_fu_78;
reg   [1:0] bottom_fu_82;
wire   [15:0] zext_ln268_fu_203_p1;
wire   [0:0] icmp_ln275_fu_229_p2;
wire   [0:0] icmp_ln275_2_fu_249_p2;
wire   [0:0] icmp_ln275_1_fu_243_p2;
wire   [0:0] empty_107_fu_259_p2;
wire   [1:0] empty_106_fu_255_p1;
wire   [1:0] select_ln275_fu_235_p3;
wire   [0:0] empty_109_fu_290_p2;
wire   [1:0] empty_108_fu_282_p3;
wire   [1:0] select_ln275_1_fu_274_p3;
wire   [0:0] empty_111_fu_321_p2;
wire   [1:0] empty_110_fu_313_p3;
wire   [1:0] select_ln275_2_fu_305_p3;
wire   [12:0] row_ind_8_fu_342_p2;
wire   [0:0] icmp_ln314_fu_348_p2;
reg   [11:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_start_reg = 1'b0;
#0 grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_start_reg = 1'b0;
end

cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_address0),
    .ce0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_ce0),
    .q0(buf_2_q0),
    .address1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_address1),
    .ce1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_ce1),
    .we1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_we1),
    .d1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_d1)
);

cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_start),
    .ap_done(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_done),
    .ap_idle(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_idle),
    .ap_ready(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_ready),
    .gradxy_data_dout(gradxy_data_dout),
    .gradxy_data_num_data_valid(2'd0),
    .gradxy_data_fifo_cap(2'd0),
    .gradxy_data_empty_n(gradxy_data_empty_n),
    .gradxy_data_read(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_gradxy_data_read),
    .img_width(img_width),
    .buf_1_address1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_address1),
    .buf_1_ce1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_ce1),
    .buf_1_we1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_we1),
    .buf_1_d1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_d1),
    .buf_r_address1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_address1),
    .buf_r_ce1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_ce1),
    .buf_r_we1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_we1),
    .buf_r_d1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_d1)
);

cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1 grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_start),
    .ap_done(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_done),
    .ap_idle(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_idle),
    .ap_ready(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_ready),
    .gradxy_data_dout(gradxy_data_dout),
    .gradxy_data_num_data_valid(2'd0),
    .gradxy_data_fifo_cap(2'd0),
    .gradxy_data_empty_n(gradxy_data_empty_n),
    .gradxy_data_read(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxy_data_read),
    .gradxyg_data_din(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxyg_data_din),
    .gradxyg_data_num_data_valid(2'd0),
    .gradxyg_data_fifo_cap(2'd0),
    .gradxyg_data_full_n(gradxyg_data_full_n),
    .gradxyg_data_write(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxyg_data_write),
    .img_width(img_width),
    .buf_r_address0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_address0),
    .buf_r_ce0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_address1),
    .buf_r_ce1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_ce1),
    .buf_r_we1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_we1),
    .buf_r_d1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_d1),
    .buf_1_address0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_address0),
    .buf_1_ce0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_address1),
    .buf_1_ce1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_ce1),
    .buf_1_we1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_we1),
    .buf_1_d1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_d1),
    .buf_2_address0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_address0),
    .buf_2_ce0(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_address1),
    .buf_2_ce1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_ce1),
    .buf_2_we1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_we1),
    .buf_2_d1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_2_d1),
    .top_1(top_1_reg_515),
    .mid_2(mid_2_reg_510),
    .bottom_2(bottom_2_reg_505),
    .trunc_ln(trunc_ln214_reg_500),
    .cmp_i_i488_i(cmp_i_i488_i_reg_520),
    .p_0_0_078458_out(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078458_out),
    .p_0_0_078458_out_ap_vld(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078458_out_ap_vld),
    .p_0_0_078757_out(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078757_out),
    .p_0_0_078757_out_ap_vld(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078757_out_ap_vld),
    .p_0_0_079155_out(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079155_out),
    .p_0_0_079155_out_ap_vld(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079155_out_ap_vld),
    .p_0_0_079454_out(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079454_out),
    .p_0_0_079454_out_ap_vld(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079454_out_ap_vld),
    .p_0_0_079852_out(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079852_out),
    .p_0_0_079852_out_ap_vld(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079852_out_ap_vld),
    .p_0_0_080151_out(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_080151_out),
    .p_0_0_080151_out_ap_vld(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_080151_out_ap_vld),
    .grp_xFApplyMask3x3_4_s_fu_173_p_din1(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din1),
    .grp_xFApplyMask3x3_4_s_fu_173_p_din2(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din2),
    .grp_xFApplyMask3x3_4_s_fu_173_p_din3(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din3),
    .grp_xFApplyMask3x3_4_s_fu_173_p_din4(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din4),
    .grp_xFApplyMask3x3_4_s_fu_173_p_din5(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din5),
    .grp_xFApplyMask3x3_4_s_fu_173_p_din6(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din6),
    .grp_xFApplyMask3x3_4_s_fu_173_p_din7(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din7),
    .grp_xFApplyMask3x3_4_s_fu_173_p_din8(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din8),
    .grp_xFApplyMask3x3_4_s_fu_173_p_din9(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din9),
    .grp_xFApplyMask3x3_4_s_fu_173_p_dout0(grp_xFApplyMask3x3_4_s_fu_173_ap_return),
    .grp_xFApplyMask3x3_4_s_fu_173_p_ce(grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_ce)
);

cornerHarris_accel_xFApplyMask3x3_4_s grp_xFApplyMask3x3_4_s_fu_173(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .p_i00_val(grp_xFApplyMask3x3_4_s_fu_173_p_i00_val),
    .p_i01_val(grp_xFApplyMask3x3_4_s_fu_173_p_i01_val),
    .p_i02_val(grp_xFApplyMask3x3_4_s_fu_173_p_i02_val),
    .p_i10_val(grp_xFApplyMask3x3_4_s_fu_173_p_i10_val),
    .p_i11_val(grp_xFApplyMask3x3_4_s_fu_173_p_i11_val),
    .p_i12_val(grp_xFApplyMask3x3_4_s_fu_173_p_i12_val),
    .p_i20_val(grp_xFApplyMask3x3_4_s_fu_173_p_i20_val),
    .p_i21_val(grp_xFApplyMask3x3_4_s_fu_173_p_i21_val),
    .p_i22_val(grp_xFApplyMask3x3_4_s_fu_173_p_i22_val),
    .ap_return(grp_xFApplyMask3x3_4_s_fu_173_ap_return),
    .ap_ce(grp_xFApplyMask3x3_4_s_fu_173_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_start_reg <= 1'b1;
        end else if ((grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_ready == 1'b1)) begin
            grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln268_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_start_reg <= 1'b1;
        end else if ((grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_ready == 1'b1)) begin
            grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_fu_70 <= 13'd1;
    end else if (((icmp_ln268_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        row_fu_70 <= row_20_fu_362_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_ind_fu_66 <= 13'd2;
    end else if (((icmp_ln268_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        row_ind_fu_66 <= row_ind_9_fu_354_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln268_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        bottom_2_reg_505 <= bottom_2_fu_265_p3;
        bottom_fu_82 <= bottom_2_fu_265_p3;
        cmp_i_i488_i_reg_520 <= cmp_i_i488_i_fu_336_p2;
        mid_2_reg_510 <= mid_2_fu_296_p3;
        mid_fu_78 <= mid_2_fu_296_p3;
        top_1_reg_515 <= top_1_fu_327_p3;
        top_fu_74 <= top_1_fu_327_p3;
        trunc_ln214_reg_500 <= trunc_ln214_fu_224_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((gradxyg_data_full_n == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln268_fu_207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln268_fu_207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_address1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_address1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_ce0 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_ce1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_ce1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_d1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_d1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_we1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_1_we1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_address1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_address1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce0 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_ce1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_d1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_d1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_we1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_we1 = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        gradxy_data_read = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxy_data_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        gradxy_data_read = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_gradxy_data_read;
    end else begin
        gradxy_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        gradxyg_data_blk_n = gradxyg_data_full_n;
    end else begin
        gradxyg_data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((gradxyg_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        gradxyg_data_din = grp_xFApplyMask3x3_4_s_fu_173_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        gradxyg_data_din = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxyg_data_din;
    end else begin
        gradxyg_data_din = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxyg_data_din;
    end
end

always @ (*) begin
    if (((gradxyg_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        gradxyg_data_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        gradxyg_data_write = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_gradxyg_data_write;
    end else begin
        gradxyg_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_ap_ce = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | ((gradxyg_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        grp_xFApplyMask3x3_4_s_fu_173_ap_ce = 1'b1;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i00_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i00_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_080151_out;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i00_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i01_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i01_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079852_out;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i01_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i02_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i02_val = 16'd0;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i02_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i10_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i10_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079454_out;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i10_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i11_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i11_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_079155_out;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i11_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i12_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din6;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i12_val = 16'd0;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i12_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i20_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din7;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i20_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078757_out;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i20_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i21_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din8;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i21_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_p_0_0_078458_out;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i21_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i22_val = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_grp_xFApplyMask3x3_4_s_fu_173_p_din9;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i22_val = 16'd0;
    end else begin
        grp_xFApplyMask3x3_4_s_fu_173_p_i22_val = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln268_fu_207_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((gradxyg_data_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bottom_2_fu_265_p3 = ((empty_107_fu_259_p2[0:0] == 1'b1) ? empty_106_fu_255_p1 : select_ln275_fu_235_p3);

assign cmp_i_i488_i_fu_336_p2 = ((zext_ln268_fu_203_p1 < img_height) ? 1'b1 : 1'b0);

assign empty_106_fu_255_p1 = icmp_ln275_2_fu_249_p2;

assign empty_107_fu_259_p2 = (icmp_ln275_2_fu_249_p2 | icmp_ln275_1_fu_243_p2);

assign empty_108_fu_282_p3 = ((icmp_ln275_2_fu_249_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign empty_109_fu_290_p2 = (icmp_ln275_2_fu_249_p2 | icmp_ln275_1_fu_243_p2);

assign empty_110_fu_313_p3 = ((icmp_ln275_2_fu_249_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign empty_111_fu_321_p2 = (icmp_ln275_2_fu_249_p2 | icmp_ln275_1_fu_243_p2);

assign grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_start = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop_fu_141_ap_start_reg;

assign grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_start = grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150_ap_start_reg;

assign icmp_ln268_fu_207_p2 = ((zext_ln268_fu_203_p1 > img_height) ? 1'b1 : 1'b0);

assign icmp_ln275_1_fu_243_p2 = ((row_ind_fu_66 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln275_2_fu_249_p2 = ((row_ind_fu_66 == 13'd1) ? 1'b1 : 1'b0);

assign icmp_ln275_fu_229_p2 = ((row_ind_fu_66 == 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_348_p2 = ((row_ind_8_fu_342_p2 == 13'd3) ? 1'b1 : 1'b0);

assign mid_2_fu_296_p3 = ((empty_109_fu_290_p2[0:0] == 1'b1) ? empty_108_fu_282_p3 : select_ln275_1_fu_274_p3);

assign row_20_fu_362_p2 = (row_fu_70 + 13'd1);

assign row_ind_8_fu_342_p2 = (row_ind_fu_66 + 13'd1);

assign row_ind_9_fu_354_p3 = ((icmp_ln314_fu_348_p2[0:0] == 1'b1) ? 13'd0 : row_ind_8_fu_342_p2);

assign select_ln275_1_fu_274_p3 = ((icmp_ln275_fu_229_p2[0:0] == 1'b1) ? 2'd1 : mid_fu_78);

assign select_ln275_2_fu_305_p3 = ((icmp_ln275_fu_229_p2[0:0] == 1'b1) ? 2'd0 : top_fu_74);

assign select_ln275_fu_235_p3 = ((icmp_ln275_fu_229_p2[0:0] == 1'b1) ? 2'd2 : bottom_fu_82);

assign top_1_fu_327_p3 = ((empty_111_fu_321_p2[0:0] == 1'b1) ? empty_110_fu_313_p3 : select_ln275_2_fu_305_p3);

assign trunc_ln214_fu_224_p1 = row_ind_fu_66[1:0];

assign zext_ln268_fu_203_p1 = row_fu_70;

endmodule //cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s
