Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ASUS/Desktop/ISE/Toplama_cikarma_bolme_carpma/test2_isim_beh.exe -prj C:/Users/ASUS/Desktop/ISE/Toplama_cikarma_bolme_carpma/test2_beh.prj work.test2 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ASUS/Desktop/ISE/Toplama_cikarma_bolme_carpma/matematik.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/ISE/Toplama_cikarma_bolme_carpma/test2.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:377 - "C:/Users/ASUS/Desktop/ISE/Toplama_cikarma_bolme_carpma/test2.vhd" Line 46: Entity port giris_3 does not match with type std_logic of component port
ERROR:HDLCompiler:377 - "C:/Users/ASUS/Desktop/ISE/Toplama_cikarma_bolme_carpma/test2.vhd" Line 50: Entity port bolme does not match with type std_logic of component port
ERROR:HDLCompiler:377 - "C:/Users/ASUS/Desktop/ISE/Toplama_cikarma_bolme_carpma/test2.vhd" Line 51: Entity port mod_alma does not match with type std_logic of component port
ERROR:HDLCompiler:377 - "C:/Users/ASUS/Desktop/ISE/Toplama_cikarma_bolme_carpma/test2.vhd" Line 52: Entity port rem_alma does not match with type std_logic of component port
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit test2 in library work failed
