#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002761d90 .scope module, "stimulus" "stimulus" 2 10;
 .timescale 0 0;
v00000000027b3c80_0 .var "En", 0 0;
v00000000027b3dc0_0 .var "J", 0 0;
v00000000027b3e60_0 .var "K", 0 0;
v00000000027b3f00_0 .net "Q", 0 0, L_0000000002754d30;  1 drivers
v00000000027b30a0_0 .net "QN", 0 0, L_0000000002754da0;  1 drivers
S_0000000002761f10 .scope module, "jk_latch1" "JKLatch" 2 14, 3 11 0, S_0000000002761d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "QN"
    .port_info 2 /INPUT 1 "J"
    .port_info 3 /INPUT 1 "K"
    .port_info 4 /INPUT 1 "En"
L_0000000002760d10 .functor NOT 1, v00000000027b3e60_0, C4<0>, C4<0>, C4<0>;
L_0000000002756700 .functor AND 1, v00000000027b3dc0_0, L_0000000002754da0, C4<1>, C4<1>;
L_0000000002756800 .functor AND 1, L_0000000002760d10, L_0000000002754d30, C4<1>, C4<1>;
L_0000000002756900 .functor OR 1, L_0000000002756700, L_0000000002756800, C4<0>, C4<0>;
v00000000027b3500_0 .net "D", 0 0, L_0000000002756900;  1 drivers
v00000000027b3460_0 .net "En", 0 0, v00000000027b3c80_0;  1 drivers
v00000000027b3b40_0 .net "J", 0 0, v00000000027b3dc0_0;  1 drivers
v00000000027b3000_0 .net "K", 0 0, v00000000027b3e60_0;  1 drivers
v00000000027b3aa0_0 .net "Q", 0 0, L_0000000002754d30;  alias, 1 drivers
v00000000027b3960_0 .net "QN", 0 0, L_0000000002754da0;  alias, 1 drivers
v00000000027b3640_0 .var "QN_value", 0 0;
v00000000027b3a00_0 .var "Q_value", 0 0;
v00000000027b3be0_0 .net "w_and1", 0 0, L_0000000002756700;  1 drivers
v00000000027b33c0_0 .net "w_and2", 0 0, L_0000000002756800;  1 drivers
v00000000027b3d20_0 .net "w_not1", 0 0, L_0000000002760d10;  1 drivers
S_0000000002757750 .scope module, "d_latch1" "DLatch" 3 26, 4 11 0, S_0000000002761f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "QN"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "En"
L_0000000002756970 .functor NOT 1, L_0000000002756900, C4<0>, C4<0>, C4<0>;
L_00000000027569e0 .functor AND 1, L_0000000002756970, v00000000027b3c80_0, C4<1>, C4<1>;
L_0000000002754ba0 .functor AND 1, L_0000000002756900, v00000000027b3c80_0, C4<1>, C4<1>;
v00000000027b2dd0_0 .net "D", 0 0, L_0000000002756900;  alias, 1 drivers
v00000000027b2e70_0 .net "En", 0 0, v00000000027b3c80_0;  alias, 1 drivers
v00000000027b2f10_0 .net "Q", 0 0, L_0000000002754d30;  alias, 1 drivers
v0000000002756660_0 .net "QN", 0 0, L_0000000002754da0;  alias, 1 drivers
v00000000027b38c0_0 .net "R", 0 0, L_00000000027569e0;  1 drivers
v00000000027b3820_0 .net "S", 0 0, L_0000000002754ba0;  1 drivers
v00000000027b36e0_0 .net "w_not1", 0 0, L_0000000002756970;  1 drivers
S_00000000027578d0 .scope module, "sr_latch1" "SRLatch" 4 24, 5 1 0, S_0000000002757750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "QN"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "S"
L_0000000002754d30 .functor NOR 1, L_00000000027569e0, L_0000000002754da0, C4<0>, C4<0>;
L_0000000002754da0 .functor NOR 1, L_0000000002754ba0, L_0000000002754d30, C4<0>, C4<0>;
v000000000275f8a0_0 .net "Q", 0 0, L_0000000002754d30;  alias, 1 drivers
v0000000002757a50_0 .net "QN", 0 0, L_0000000002754da0;  alias, 1 drivers
v0000000002760c70_0 .net "R", 0 0, L_00000000027569e0;  alias, 1 drivers
v00000000027b2d30_0 .net "S", 0 0, L_0000000002754ba0;  alias, 1 drivers
    .scope S_0000000002761d90;
T_0 ;
    %vpi_call 2 18 "$dumpfile", "time.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002761d90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027b3c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027b3dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027b3e60_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000002761d90;
T_1 ;
    %delay 5, 0;
    %load/vec4 v00000000027b3dc0_0;
    %inv;
    %store/vec4 v00000000027b3dc0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002761d90;
T_2 ;
    %delay 25, 0;
    %load/vec4 v00000000027b3c80_0;
    %inv;
    %store/vec4 v00000000027b3c80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002761d90;
T_3 ;
    %delay 10, 0;
    %load/vec4 v00000000027b3e60_0;
    %inv;
    %store/vec4 v00000000027b3e60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002761d90;
T_4 ;
    %delay 50, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000002761d90;
T_5 ;
    %vpi_call 2 46 "$monitor", $time, "En=%d J=%d K=%d Q=%d QN=%d", v00000000027b3c80_0, v00000000027b3dc0_0, v00000000027b3e60_0, v00000000027b3f00_0, v00000000027b30a0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\stimulus.v";
    ".\JKLatch.v";
    "./DLatch.v";
    "./SRLatch.v";
