
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v
# synth_design -part xc7z020clg484-3 -top softmax -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top softmax -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 245569 
WARNING: [Synth 8-1935] empty port in module declaration [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:779]
WARNING: [Synth 8-1935] empty port in module declaration [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:977]
WARNING: [Synth 8-2490] overwriting previous definition of module LUT1 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1833]
WARNING: [Synth 8-2490] overwriting previous definition of module LUT2 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1875]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1511.031 ; gain = 37.395 ; free physical = 238537 ; free virtual = 306929
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softmax' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:34]
INFO: [Synth 8-6157] synthesizing module 'mode1_max_tree' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:764]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1492]
INFO: [Synth 8-6157] synthesizing module 'fNToRecFN' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1578]
	Parameter expWidth bound to: 5 - type: integer 
	Parameter sigWidth bound to: 11 - type: integer 
	Parameter normDistWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'countLeadingZerosfp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1747]
	Parameter inWidth bound to: 10 - type: integer 
	Parameter countWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reverseFp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1557]
INFO: [Synth 8-6155] done synthesizing module 'reverseFp16' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1557]
INFO: [Synth 8-6155] done synthesizing module 'countLeadingZerosfp16' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1747]
INFO: [Synth 8-6155] done synthesizing module 'fNToRecFN' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1578]
INFO: [Synth 8-6157] synthesizing module 'compareRecFN_Fp16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1616]
INFO: [Synth 8-6157] synthesizing module 'recFNToRawFN' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1695]
	Parameter expWidth bound to: 5 - type: integer 
	Parameter sigWidth bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'recFNToRawFN' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1695]
INFO: [Synth 8-6157] synthesizing module 'isSigNaNRecFN' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1733]
	Parameter expWidth bound to: 5 - type: integer 
	Parameter sigWidth bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'isSigNaNRecFN' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1733]
INFO: [Synth 8-6155] done synthesizing module 'compareRecFN_Fp16' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1616]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1492]
WARNING: [Synth 8-308] ignoring empty port [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:780]
INFO: [Synth 8-6155] done synthesizing module 'mode1_max_tree' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:764]
WARNING: [Synth 8-350] instance 'mode1_max' of module 'mode1_max_tree' requires 16 connections, but only 15 given [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:400]
INFO: [Synth 8-6157] synthesizing module 'mode2_sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:958]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1415]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2537]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_PrealignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2840]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_PrealignModule' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2840]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2904]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignModule' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2904]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2957]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift1' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2957]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3036]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift2' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3036]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExecutionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3080]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExecutionModule' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3080]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3125]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeModule' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3125]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3185]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3211]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3213]
WARNING: [Synth 8-324] index -1 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -2 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -3 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -4 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -5 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -6 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -7 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -8 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -9 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -10 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -11 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -12 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -13 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -14 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -15 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
WARNING: [Synth 8-324] index -16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3215]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift1' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3185]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3245]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift2' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3245]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3300]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_RoundModule' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3300]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExceptionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3372]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExceptionModule' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3372]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_16' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2537]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1415]
WARNING: [Synth 8-308] ignoring empty port [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:978]
INFO: [Synth 8-6155] done synthesizing module 'mode2_sub' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:958]
WARNING: [Synth 8-350] instance 'mode2_sub' of module 'mode2_sub' requires 20 connections, but only 19 given [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:426]
INFO: [Synth 8-6157] synthesizing module 'mode3_exp' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1026]
INFO: [Synth 8-6157] synthesizing module 'expunit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1955]
	Parameter int_width bound to: 3 - type: integer 
	Parameter frac_width bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fptofixed_para' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2004]
	Parameter int_width bound to: 3 - type: integer 
	Parameter frac_width bound to: 3 - type: integer 
WARNING: [Synth 8-567] referenced signal 'Ea' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2028]
WARNING: [Synth 8-567] referenced signal 'fp' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2028]
INFO: [Synth 8-6155] done synthesizing module 'fptofixed_para' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2004]
INFO: [Synth 8-6157] synthesizing module 'LUT' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2059]
INFO: [Synth 8-6155] done synthesizing module 'LUT' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2059]
INFO: [Synth 8-6157] synthesizing module 'FPMult' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2158]
INFO: [Synth 8-6157] synthesizing module 'FPMult_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2201]
INFO: [Synth 8-6157] synthesizing module 'FPMult_PrepModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2331]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_PrepModule' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2331]
INFO: [Synth 8-6157] synthesizing module 'FPMult_ExecuteModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2400]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_ExecuteModule' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2400]
INFO: [Synth 8-6157] synthesizing module 'FPMult_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_NormalizeModule' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2451]
INFO: [Synth 8-6157] synthesizing module 'FPMult_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2485]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_RoundModule' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2485]
INFO: [Synth 8-6155] done synthesizing module 'FPMult_16' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2201]
INFO: [Synth 8-6155] done synthesizing module 'FPMult' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:2158]
WARNING: [Synth 8-3848] Net status in module/entity expunit does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1966]
WARNING: [Synth 8-3848] Net rst in module/entity expunit does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1999]
INFO: [Synth 8-6155] done synthesizing module 'expunit' (30#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1955]
INFO: [Synth 8-6155] done synthesizing module 'mode3_exp' (31#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1026]
INFO: [Synth 8-6157] synthesizing module 'mode4_adder_tree' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1084]
INFO: [Synth 8-6155] done synthesizing module 'mode4_adder_tree' (32#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1084]
INFO: [Synth 8-6157] synthesizing module 'mode5_ln' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1254]
INFO: [Synth 8-6157] synthesizing module 'logunit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1811]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1833]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (33#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1833]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1875]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (34#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1875]
WARNING: [Synth 8-3848] Net status in module/entity logunit does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1817]
INFO: [Synth 8-6155] done synthesizing module 'logunit' (35#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1811]
INFO: [Synth 8-6155] done synthesizing module 'mode5_ln' (36#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1254]
INFO: [Synth 8-6157] synthesizing module 'mode6_sub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1268]
INFO: [Synth 8-6155] done synthesizing module 'mode6_sub' (37#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1268]
INFO: [Synth 8-6157] synthesizing module 'mode7_exp' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1335]
INFO: [Synth 8-6155] done synthesizing module 'mode7_exp' (38#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:1335]
INFO: [Synth 8-6155] done synthesizing module 'softmax' (39#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:34]
WARNING: [Synth 8-3331] design FPAddSub has unconnected port operation
WARNING: [Synth 8-3331] design FPMult_RoundModule has unconnected port RoundE[5]
WARNING: [Synth 8-3331] design FPMult_RoundModule has unconnected port RoundEP[5]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[9]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[8]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[7]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[6]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[5]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[4]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[3]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[2]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[1]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port a[0]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[10]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[9]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[8]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[7]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[6]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[5]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[4]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[3]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[2]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[1]
WARNING: [Synth 8-3331] design FPMult_ExecuteModule has unconnected port b[0]
WARNING: [Synth 8-3331] design FPMult_PrepModule has unconnected port clk
WARNING: [Synth 8-3331] design FPMult_PrepModule has unconnected port rst
WARNING: [Synth 8-3331] design FPMult has unconnected port rst
WARNING: [Synth 8-3331] design fptofixed_para has unconnected port fp[15]
WARNING: [Synth 8-3331] design expunit has unconnected port status[7]
WARNING: [Synth 8-3331] design expunit has unconnected port status[6]
WARNING: [Synth 8-3331] design expunit has unconnected port status[5]
WARNING: [Synth 8-3331] design expunit has unconnected port status[4]
WARNING: [Synth 8-3331] design expunit has unconnected port status[3]
WARNING: [Synth 8-3331] design expunit has unconnected port status[2]
WARNING: [Synth 8-3331] design expunit has unconnected port status[1]
WARNING: [Synth 8-3331] design expunit has unconnected port status[0]
WARNING: [Synth 8-3331] design logunit has unconnected port status[4]
WARNING: [Synth 8-3331] design logunit has unconnected port status[3]
WARNING: [Synth 8-3331] design logunit has unconnected port status[2]
WARNING: [Synth 8-3331] design logunit has unconnected port status[1]
WARNING: [Synth 8-3331] design logunit has unconnected port status[0]
WARNING: [Synth 8-3331] design logunit has unconnected port a[15]
WARNING: [Synth 8-3331] design logunit has unconnected port a[3]
WARNING: [Synth 8-3331] design logunit has unconnected port a[2]
WARNING: [Synth 8-3331] design logunit has unconnected port a[1]
WARNING: [Synth 8-3331] design logunit has unconnected port a[0]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[16]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[12]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[11]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[10]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[8]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[7]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[6]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[5]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[4]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[3]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[2]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[1]
WARNING: [Synth 8-3331] design isSigNaNRecFN has unconnected port in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.172 ; gain = 74.535 ; free physical = 238548 ; free virtual = 306939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1548.172 ; gain = 74.535 ; free physical = 238557 ; free virtual = 306949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1556.168 ; gain = 82.531 ; free physical = 238557 ; free virtual = 306949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3112]
WARNING: [Synth 8-327] inferring latch for variable 'Lvl2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/softmax.v:3209]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1616.230 ; gain = 142.594 ; free physical = 238464 ; free virtual = 306857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |softmax__GB0  |           1|     28431|
|2     |softmax__GB1  |           1|     13548|
|3     |softmax__GB2  |           1|     20442|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 49    
	   2 Input     11 Bit       Adders := 65    
	   2 Input      7 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 114   
	   2 Input      6 Bit       Adders := 97    
	   2 Input      5 Bit       Adders := 16    
	   3 Input      5 Bit       Adders := 98    
	   2 Input      4 Bit       Adders := 16    
+---XORs : 
	   2 Input      6 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 114   
	   3 Input      1 Bit         XORs := 49    
+---Registers : 
	              128 Bit    Registers := 3     
	               59 Bit    Registers := 16    
	               48 Bit    Registers := 49    
	               41 Bit    Registers := 16    
	               40 Bit    Registers := 49    
	               36 Bit    Registers := 49    
	               33 Bit    Registers := 49    
	               32 Bit    Registers := 48    
	               23 Bit    Registers := 16    
	               21 Bit    Registers := 16    
	               16 Bit    Registers := 89    
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 49    
	   4 Input     17 Bit        Muxes := 147   
	   2 Input     16 Bit        Muxes := 15    
	   2 Input     13 Bit        Muxes := 48    
	   2 Input     11 Bit        Muxes := 114   
	   4 Input     11 Bit        Muxes := 49    
	   2 Input     10 Bit        Muxes := 195   
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 65    
	   2 Input      5 Bit        Muxes := 114   
	   2 Input      4 Bit        Muxes := 16    
	  13 Input      4 Bit        Muxes := 49    
	   2 Input      3 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 115   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module softmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 3     
	               16 Bit    Registers := 41    
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 13    
Module fptofixed_para__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__1 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__18 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__18 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__2 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__19 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__19 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__3 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__20 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__20 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__4 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__21 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__21 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__5 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__22 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__22 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__6 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__23 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__23 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__7 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__24 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__24 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__8 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__25 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__25 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module FPAddSub_PrealignModule__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__10 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__11 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__12 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__13 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__14 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__15 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__15 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__16 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__17 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__17 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module mode4_adder_tree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module FPAddSub_PrealignModule__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__9 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__1 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__2 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__3 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__4 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__5 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__6 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__7 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__8 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module fptofixed_para__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__9 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__26 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__26 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__10 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__27 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__27 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__11 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__28 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__28 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__12 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__29 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__29 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__13 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__30 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__30 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__14 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__31 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__31 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16__15 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__32 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__32 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module fptofixed_para 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module FPMult_ExecuteModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FPMult_NormalizeModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
Module FPMult_RoundModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module FPMult_16 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
Module FPAddSub_PrealignModule__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__33 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__33 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module expunit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
Module FPAddSub_PrealignModule__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__42 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__42 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__42 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__43 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__43 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__43 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__44 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__44 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__44 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__45 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__45 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__45 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__46 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__46 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__46 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__47 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__47 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__47 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__48 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__48 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__48 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__34 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__34 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__35 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__35 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__36 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__36 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__36 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__37 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__37 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__37 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__38 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__38 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__38 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__39 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__39 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__39 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__40 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__40 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__40 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module FPAddSub_PrealignModule__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module FPAddSub_AlignShift2__41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule__41 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 3     
Module FPAddSub_NormalizeShift2__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_16__41 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 1     
Module countLeadingZerosfp16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module countLeadingZerosfp16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module fNToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module mode1_max_tree 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
DSP Report: Generating DSP fpmult/u_FPMult/PrepModule/Mp, operation Mode is: A*B.
DSP Report: operator fpmult/u_FPMult/PrepModule/Mp is absorbed into DSP fpmult/u_FPMult/PrepModule/Mp.
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[0]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[1]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[2]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[3]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[4]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[5]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[6]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[7]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[8]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[9]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_1_reg[58]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[10]' (FDR) to 'i_0/mode3_exp/exp0/fpmult/u_FPMult/pipe_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp0/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[0]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[1]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[2]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[3]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[4]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[5]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[6]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[7]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[8]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[9]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_1_reg[58]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[10]' (FDR) to 'i_0/mode3_exp/exp1/fpmult/u_FPMult/pipe_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp1/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[0]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[1]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[2]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[3]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[4]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[5]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[6]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[7]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[8]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[9]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_1_reg[58]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[10]' (FDR) to 'i_0/mode3_exp/exp2/fpmult/u_FPMult/pipe_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp2/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[0]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[1]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[2]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[3]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[4]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[5]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[6]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[7]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[8]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[9]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_1_reg[58]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[10]' (FDR) to 'i_0/mode3_exp/exp3/fpmult/u_FPMult/pipe_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp3/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[0]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[1]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[2]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[3]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[4]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[5]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[6]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[7]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[8]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[9]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_1_reg[58]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[10]' (FDR) to 'i_0/mode3_exp/exp4/fpmult/u_FPMult/pipe_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp4/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[0]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[1]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[2]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[3]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[4]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[5]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[6]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[7]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[8]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[9]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_1_reg[58]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[10]' (FDR) to 'i_0/mode3_exp/exp5/fpmult/u_FPMult/pipe_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp5/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[0]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[1]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[2]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[3]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[4]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[5]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[6]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[7]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[8]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[9]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_1_reg[58]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[10]' (FDR) to 'i_0/mode3_exp/exp6/fpmult/u_FPMult/pipe_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp6/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[0]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[1]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[2]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[3]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[4]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[5]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[6]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[7]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[8]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[9]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_1_reg[58]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[10]' (FDR) to 'i_0/mode3_exp/exp7/fpmult/u_FPMult/pipe_3_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp7/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp0/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp1/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp2/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp3/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp4/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp5/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp6/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode3_exp/exp7/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpsub/u_FPAddSub/pipe_5_reg[1]' (FDR) to 'i_0/mode3_exp/exp0/fpsub/u_FPAddSub/pipe_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpsub/u_FPAddSub/pipe_5_reg[2]' (FDR) to 'i_0/mode3_exp/exp0/fpsub/u_FPAddSub/pipe_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp0/fpsub/u_FPAddSub/pipe_5_reg[3]' (FDR) to 'i_0/mode3_exp/exp0/fpsub/u_FPAddSub/pipe_5_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/mode3_exp/exp1/fpsub/u_FPAddSub/pipe_5_reg[1]' (FDR) to 'i_0/mode3_exp/exp1/fpsub/u_FPAddSub/pipe_5_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add1_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add2_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add3_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add1_stage2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage1/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage0/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mode5_ln/ln/add/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub1/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub4/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub5/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub6/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub7/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub0/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add1_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add2_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add3_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add1_stage2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage1/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage0/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mode5_ln/ln/add/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub1/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub4/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub5/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub6/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub7/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub0/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add1_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add2_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add3_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add1_stage2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage1/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mode5_ln/ln/add/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub1/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub4/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub5/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub6/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub7/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub0/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add1_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add2_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add3_stage3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add1_stage2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode4_adder_tree/add0_stage1/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mode5_ln/ln/add/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub1/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub2/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub3/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub4/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub5/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub6/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub7/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (log_sub/sub0/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp7/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp6/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp0/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp1/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp2/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp3/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp4/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp5/\fpmult/u_FPMult/pipe_3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp7/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp6/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp0/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp1/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp2/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp3/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp4/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode7_exp/exp5/\fpsub/u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode2_sub/sub7/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode2_sub/sub6/\u_FPAddSub/pipe_1_reg[47] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1836.074 ; gain = 362.438 ; free physical = 239220 ; free virtual = 307631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|LUT         | exp                  | 64x30         | LUT            | 
|LUT1        | log                  | 32x16         | LUT            | 
|LUT2        | log                  | 64x14         | LUT            | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|softmax     | mode5_ln/ln/lut2/log | 64x14         | LUT            | 
|softmax     | mode5_ln/ln/lut1/log | 32x16         | LUT            | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
|expunit     | LUTout_reg2_reg      | 64x32         | Block RAM      | 
+------------+----------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPMult_PrepModule | A*B         | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp0/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp0/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp1/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp1/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp2/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp2/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp3/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp3/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp4/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp4/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp5/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp5/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp6/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp6/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp7/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mode3_exp/exp7/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp0/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp0/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp1/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp1/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp2/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp2/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp3/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp3/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp4/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp4/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp5/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp5/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp6/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp6/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp7/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/mode7_exp/exp7/i_1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |softmax__GB0  |           1|     21866|
|2     |softmax__GB1  |           1|      8260|
|3     |softmax__GB2  |           1|     17129|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1836.078 ; gain = 362.441 ; free physical = 239213 ; free virtual = 307625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |softmax__GB0  |           1|     21866|
|2     |softmax__GB1  |           1|      8260|
|3     |softmax__GB2  |           1|     17129|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance mode3_exp/exp0/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode3_exp/exp1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode3_exp/exp2/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode3_exp/exp3/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode3_exp/exp4/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode3_exp/exp5/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode3_exp/exp6/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode3_exp/exp7/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode7_exp/exp0/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode7_exp/exp1/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode7_exp/exp2/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode7_exp/exp3/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode7_exp/exp4/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode7_exp/exp5/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode7_exp/exp6/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mode7_exp/exp7/LUTout_reg2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1880.965 ; gain = 407.328 ; free physical = 238953 ; free virtual = 307364
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1880.969 ; gain = 407.332 ; free physical = 238922 ; free virtual = 307333
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 1880.969 ; gain = 407.332 ; free physical = 238917 ; free virtual = 307329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 1880.969 ; gain = 407.332 ; free physical = 238892 ; free virtual = 307303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 1880.969 ; gain = 407.332 ; free physical = 238895 ; free virtual = 307306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1880.969 ; gain = 407.332 ; free physical = 238942 ; free virtual = 307353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1880.969 ; gain = 407.332 ; free physical = 238932 ; free virtual = 307342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|softmax     | mode3_exp/exp0/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode3_exp/exp0/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode3_exp/exp1/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode3_exp/exp1/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode3_exp/exp2/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode3_exp/exp2/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode3_exp/exp3/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode3_exp/exp3/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode3_exp/exp4/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode3_exp/exp4/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode3_exp/exp5/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode3_exp/exp5/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode3_exp/exp6/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode3_exp/exp6/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode3_exp/exp7/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode3_exp/exp7/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode7_exp/exp0/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode7_exp/exp0/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode7_exp/exp1/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode7_exp/exp1/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode7_exp/exp2/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode7_exp/exp2/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode7_exp/exp3/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode7_exp/exp3/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode7_exp/exp4/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode7_exp/exp4/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode7_exp/exp5/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode7_exp/exp5/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode7_exp/exp6/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode7_exp/exp6/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|softmax     | mode7_exp/exp7/fpmult/u_FPMult/pipe_4_reg[20]  | 3      | 11    | NO           | NO                 | NO                | 11     | 0       | 
|softmax     | mode7_exp/exp7/fpsub/u_FPAddSub/pipe_8_reg[30] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   321|
|2     |DSP48E1  |    16|
|3     |LUT1     |    17|
|4     |LUT2     |  1372|
|5     |LUT3     |  1696|
|6     |LUT4     |  2362|
|7     |LUT5     |  1170|
|8     |LUT6     |  3754|
|9     |RAMB18E1 |    16|
|10    |SRL16E   |   192|
|11    |FDRE     |  8059|
|12    |LD       |   637|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------+-----------------------------+------+
|      |Instance                  |Module                       |Cells |
+------+--------------------------+-----------------------------+------+
|1     |top                       |                             | 19612|
|2     |  log_sub                 |mode6_sub                    |  2315|
|3     |    sub0                  |FPAddSub_290                 |   586|
|4     |      u_FPAddSub          |FPAddSub_16_326              |   586|
|5     |        AlignModule       |FPAddSub_AlignModule_327     |     2|
|6     |        ExecutionModule   |FPAddSub_ExecutionModule_328 |     4|
|7     |        NormalizeShift1   |FPAddSub_NormalizeShift1_329 |    50|
|8     |    sub1                  |FPAddSub_291                 |   247|
|9     |      u_FPAddSub          |FPAddSub_16_322              |   247|
|10    |        ExecutionModule   |FPAddSub_ExecutionModule_324 |     4|
|11    |        AlignModule       |FPAddSub_AlignModule_323     |     2|
|12    |        NormalizeShift1   |FPAddSub_NormalizeShift1_325 |    50|
|13    |    sub2                  |FPAddSub_292                 |   247|
|14    |      u_FPAddSub          |FPAddSub_16_318              |   247|
|15    |        ExecutionModule   |FPAddSub_ExecutionModule_320 |     4|
|16    |        AlignModule       |FPAddSub_AlignModule_319     |     2|
|17    |        NormalizeShift1   |FPAddSub_NormalizeShift1_321 |    50|
|18    |    sub3                  |FPAddSub_293                 |   247|
|19    |      u_FPAddSub          |FPAddSub_16_314              |   247|
|20    |        ExecutionModule   |FPAddSub_ExecutionModule_316 |     4|
|21    |        AlignModule       |FPAddSub_AlignModule_315     |     2|
|22    |        NormalizeShift1   |FPAddSub_NormalizeShift1_317 |    50|
|23    |    sub4                  |FPAddSub_294                 |   247|
|24    |      u_FPAddSub          |FPAddSub_16_310              |   247|
|25    |        ExecutionModule   |FPAddSub_ExecutionModule_312 |     4|
|26    |        AlignModule       |FPAddSub_AlignModule_311     |     2|
|27    |        NormalizeShift1   |FPAddSub_NormalizeShift1_313 |    50|
|28    |    sub5                  |FPAddSub_295                 |   247|
|29    |      u_FPAddSub          |FPAddSub_16_306              |   247|
|30    |        ExecutionModule   |FPAddSub_ExecutionModule_308 |     4|
|31    |        AlignModule       |FPAddSub_AlignModule_307     |     2|
|32    |        NormalizeShift1   |FPAddSub_NormalizeShift1_309 |    50|
|33    |    sub6                  |FPAddSub_296                 |   247|
|34    |      u_FPAddSub          |FPAddSub_16_302              |   247|
|35    |        ExecutionModule   |FPAddSub_ExecutionModule_304 |     4|
|36    |        AlignModule       |FPAddSub_AlignModule_303     |     2|
|37    |        NormalizeShift1   |FPAddSub_NormalizeShift1_305 |    50|
|38    |    sub7                  |FPAddSub_297                 |   247|
|39    |      u_FPAddSub          |FPAddSub_16_298              |   247|
|40    |        ExecutionModule   |FPAddSub_ExecutionModule_300 |     4|
|41    |        AlignModule       |FPAddSub_AlignModule_299     |     2|
|42    |        NormalizeShift1   |FPAddSub_NormalizeShift1_301 |    50|
|43    |  mode1_max               |mode1_max_tree               |  1508|
|44    |    cmp0_stage0           |comparator                   |    88|
|45    |      compare             |compareRecFN_Fp16_289        |    88|
|46    |    cmp0_stage1           |comparator_276               |    88|
|47    |      compare             |compareRecFN_Fp16_288        |    88|
|48    |    cmp0_stage2           |comparator_277               |    88|
|49    |      compare             |compareRecFN_Fp16_287        |    88|
|50    |    cmp0_stage3           |comparator_278               |    90|
|51    |      compare             |compareRecFN_Fp16_286        |    90|
|52    |    cmp1_stage2           |comparator_279               |    88|
|53    |      compare             |compareRecFN_Fp16_285        |    88|
|54    |    cmp1_stage3           |comparator_280               |    90|
|55    |      compare             |compareRecFN_Fp16_284        |    90|
|56    |    cmp2_stage3           |comparator_281               |    90|
|57    |      compare             |compareRecFN_Fp16_283        |    90|
|58    |    cmp3_stage3           |comparator_282               |    90|
|59    |      compare             |compareRecFN_Fp16            |    90|
|60    |  mode2_sub               |mode2_sub                    |  1866|
|61    |    sub0                  |FPAddSub_236                 |   235|
|62    |      u_FPAddSub          |FPAddSub_16_272              |   235|
|63    |        ExecutionModule   |FPAddSub_ExecutionModule_274 |     4|
|64    |        AlignModule       |FPAddSub_AlignModule_273     |     2|
|65    |        NormalizeShift1   |FPAddSub_NormalizeShift1_275 |    50|
|66    |    sub1                  |FPAddSub_237                 |   233|
|67    |      u_FPAddSub          |FPAddSub_16_268              |   233|
|68    |        ExecutionModule   |FPAddSub_ExecutionModule_270 |     4|
|69    |        AlignModule       |FPAddSub_AlignModule_269     |     2|
|70    |        NormalizeShift1   |FPAddSub_NormalizeShift1_271 |    50|
|71    |    sub2                  |FPAddSub_238                 |   233|
|72    |      u_FPAddSub          |FPAddSub_16_264              |   233|
|73    |        ExecutionModule   |FPAddSub_ExecutionModule_266 |     4|
|74    |        AlignModule       |FPAddSub_AlignModule_265     |     2|
|75    |        NormalizeShift1   |FPAddSub_NormalizeShift1_267 |    50|
|76    |    sub3                  |FPAddSub_239                 |   233|
|77    |      u_FPAddSub          |FPAddSub_16_260              |   233|
|78    |        ExecutionModule   |FPAddSub_ExecutionModule_262 |     4|
|79    |        AlignModule       |FPAddSub_AlignModule_261     |     2|
|80    |        NormalizeShift1   |FPAddSub_NormalizeShift1_263 |    50|
|81    |    sub4                  |FPAddSub_240                 |   233|
|82    |      u_FPAddSub          |FPAddSub_16_256              |   233|
|83    |        ExecutionModule   |FPAddSub_ExecutionModule_258 |     4|
|84    |        AlignModule       |FPAddSub_AlignModule_257     |     2|
|85    |        NormalizeShift1   |FPAddSub_NormalizeShift1_259 |    50|
|86    |    sub5                  |FPAddSub_241                 |   233|
|87    |      u_FPAddSub          |FPAddSub_16_252              |   233|
|88    |        ExecutionModule   |FPAddSub_ExecutionModule_254 |     4|
|89    |        AlignModule       |FPAddSub_AlignModule_253     |     2|
|90    |        NormalizeShift1   |FPAddSub_NormalizeShift1_255 |    50|
|91    |    sub6                  |FPAddSub_242                 |   233|
|92    |      u_FPAddSub          |FPAddSub_16_248              |   233|
|93    |        ExecutionModule   |FPAddSub_ExecutionModule_250 |     4|
|94    |        AlignModule       |FPAddSub_AlignModule_249     |     2|
|95    |        NormalizeShift1   |FPAddSub_NormalizeShift1_251 |    50|
|96    |    sub7                  |FPAddSub_243                 |   233|
|97    |      u_FPAddSub          |FPAddSub_16_244              |   233|
|98    |        ExecutionModule   |FPAddSub_ExecutionModule_246 |     4|
|99    |        AlignModule       |FPAddSub_AlignModule_245     |     2|
|100   |        NormalizeShift1   |FPAddSub_NormalizeShift1_247 |    50|
|101   |  mode3_exp               |mode3_exp                    |  3538|
|102   |    exp0                  |expunit_156                  |   444|
|103   |      fpmult              |FPMult_227                   |    80|
|104   |        u_FPMult          |FPMult_16_233                |    80|
|105   |          NormalizeModule |FPMult_NormalizeModule_234   |     4|
|106   |          PrepModule      |FPMult_PrepModule_235        |    18|
|107   |      fpsub               |FPAddSub_228                 |   305|
|108   |        u_FPAddSub        |FPAddSub_16_229              |   305|
|109   |          AlignModule     |FPAddSub_AlignModule_230     |     2|
|110   |          ExecutionModule |FPAddSub_ExecutionModule_231 |     4|
|111   |          NormalizeShift1 |FPAddSub_NormalizeShift1_232 |    50|
|112   |    exp1                  |expunit_157                  |   442|
|113   |      fpmult              |FPMult_218                   |    80|
|114   |        u_FPMult          |FPMult_16_224                |    80|
|115   |          NormalizeModule |FPMult_NormalizeModule_225   |     4|
|116   |          PrepModule      |FPMult_PrepModule_226        |    18|
|117   |      fpsub               |FPAddSub_219                 |   305|
|118   |        u_FPAddSub        |FPAddSub_16_220              |   305|
|119   |          AlignModule     |FPAddSub_AlignModule_221     |     2|
|120   |          ExecutionModule |FPAddSub_ExecutionModule_222 |     4|
|121   |          NormalizeShift1 |FPAddSub_NormalizeShift1_223 |    50|
|122   |    exp2                  |expunit_158                  |   442|
|123   |      fpmult              |FPMult_209                   |    80|
|124   |        u_FPMult          |FPMult_16_215                |    80|
|125   |          NormalizeModule |FPMult_NormalizeModule_216   |     4|
|126   |          PrepModule      |FPMult_PrepModule_217        |    18|
|127   |      fpsub               |FPAddSub_210                 |   305|
|128   |        u_FPAddSub        |FPAddSub_16_211              |   305|
|129   |          AlignModule     |FPAddSub_AlignModule_212     |     2|
|130   |          ExecutionModule |FPAddSub_ExecutionModule_213 |     4|
|131   |          NormalizeShift1 |FPAddSub_NormalizeShift1_214 |    50|
|132   |    exp3                  |expunit_159                  |   442|
|133   |      fpmult              |FPMult_200                   |    80|
|134   |        u_FPMult          |FPMult_16_206                |    80|
|135   |          NormalizeModule |FPMult_NormalizeModule_207   |     4|
|136   |          PrepModule      |FPMult_PrepModule_208        |    18|
|137   |      fpsub               |FPAddSub_201                 |   305|
|138   |        u_FPAddSub        |FPAddSub_16_202              |   305|
|139   |          AlignModule     |FPAddSub_AlignModule_203     |     2|
|140   |          ExecutionModule |FPAddSub_ExecutionModule_204 |     4|
|141   |          NormalizeShift1 |FPAddSub_NormalizeShift1_205 |    50|
|142   |    exp4                  |expunit_160                  |   442|
|143   |      fpmult              |FPMult_191                   |    80|
|144   |        u_FPMult          |FPMult_16_197                |    80|
|145   |          NormalizeModule |FPMult_NormalizeModule_198   |     4|
|146   |          PrepModule      |FPMult_PrepModule_199        |    18|
|147   |      fpsub               |FPAddSub_192                 |   305|
|148   |        u_FPAddSub        |FPAddSub_16_193              |   305|
|149   |          AlignModule     |FPAddSub_AlignModule_194     |     2|
|150   |          ExecutionModule |FPAddSub_ExecutionModule_195 |     4|
|151   |          NormalizeShift1 |FPAddSub_NormalizeShift1_196 |    50|
|152   |    exp5                  |expunit_161                  |   442|
|153   |      fpmult              |FPMult_182                   |    80|
|154   |        u_FPMult          |FPMult_16_188                |    80|
|155   |          NormalizeModule |FPMult_NormalizeModule_189   |     4|
|156   |          PrepModule      |FPMult_PrepModule_190        |    18|
|157   |      fpsub               |FPAddSub_183                 |   305|
|158   |        u_FPAddSub        |FPAddSub_16_184              |   305|
|159   |          AlignModule     |FPAddSub_AlignModule_185     |     2|
|160   |          ExecutionModule |FPAddSub_ExecutionModule_186 |     4|
|161   |          NormalizeShift1 |FPAddSub_NormalizeShift1_187 |    50|
|162   |    exp6                  |expunit_162                  |   442|
|163   |      fpmult              |FPMult_173                   |    80|
|164   |        u_FPMult          |FPMult_16_179                |    80|
|165   |          NormalizeModule |FPMult_NormalizeModule_180   |     4|
|166   |          PrepModule      |FPMult_PrepModule_181        |    18|
|167   |      fpsub               |FPAddSub_174                 |   305|
|168   |        u_FPAddSub        |FPAddSub_16_175              |   305|
|169   |          AlignModule     |FPAddSub_AlignModule_176     |     2|
|170   |          ExecutionModule |FPAddSub_ExecutionModule_177 |     4|
|171   |          NormalizeShift1 |FPAddSub_NormalizeShift1_178 |    50|
|172   |    exp7                  |expunit_163                  |   442|
|173   |      fpmult              |FPMult_164                   |    80|
|174   |        u_FPMult          |FPMult_16_170                |    80|
|175   |          NormalizeModule |FPMult_NormalizeModule_171   |     4|
|176   |          PrepModule      |FPMult_PrepModule_172        |    18|
|177   |      fpsub               |FPAddSub_165                 |   305|
|178   |        u_FPAddSub        |FPAddSub_16_166              |   305|
|179   |          AlignModule     |FPAddSub_AlignModule_167     |     2|
|180   |          ExecutionModule |FPAddSub_ExecutionModule_168 |     4|
|181   |          NormalizeShift1 |FPAddSub_NormalizeShift1_169 |    50|
|182   |  mode4_adder_tree        |mode4_adder_tree             |  2617|
|183   |    add0_stage0           |FPAddSub_116                 |   306|
|184   |      u_FPAddSub          |FPAddSub_16_152              |   306|
|185   |        AlignModule       |FPAddSub_AlignModule_153     |     2|
|186   |        ExecutionModule   |FPAddSub_ExecutionModule_154 |     4|
|187   |        NormalizeShift1   |FPAddSub_NormalizeShift1_155 |    50|
|188   |    add0_stage1           |FPAddSub_117                 |   306|
|189   |      u_FPAddSub          |FPAddSub_16_148              |   306|
|190   |        AlignModule       |FPAddSub_AlignModule_149     |     2|
|191   |        ExecutionModule   |FPAddSub_ExecutionModule_150 |     4|
|192   |        NormalizeShift1   |FPAddSub_NormalizeShift1_151 |    50|
|193   |    add0_stage2           |FPAddSub_118                 |   306|
|194   |      u_FPAddSub          |FPAddSub_16_144              |   306|
|195   |        AlignModule       |FPAddSub_AlignModule_145     |     2|
|196   |        ExecutionModule   |FPAddSub_ExecutionModule_146 |     4|
|197   |        NormalizeShift1   |FPAddSub_NormalizeShift1_147 |    50|
|198   |    add0_stage3           |FPAddSub_119                 |   306|
|199   |      u_FPAddSub          |FPAddSub_16_140              |   306|
|200   |        AlignModule       |FPAddSub_AlignModule_141     |     2|
|201   |        ExecutionModule   |FPAddSub_ExecutionModule_142 |     4|
|202   |        NormalizeShift1   |FPAddSub_NormalizeShift1_143 |    50|
|203   |    add1_stage2           |FPAddSub_120                 |   306|
|204   |      u_FPAddSub          |FPAddSub_16_136              |   306|
|205   |        AlignModule       |FPAddSub_AlignModule_137     |     2|
|206   |        ExecutionModule   |FPAddSub_ExecutionModule_138 |     4|
|207   |        NormalizeShift1   |FPAddSub_NormalizeShift1_139 |    50|
|208   |    add1_stage3           |FPAddSub_121                 |   306|
|209   |      u_FPAddSub          |FPAddSub_16_132              |   306|
|210   |        AlignModule       |FPAddSub_AlignModule_133     |     2|
|211   |        ExecutionModule   |FPAddSub_ExecutionModule_134 |     4|
|212   |        NormalizeShift1   |FPAddSub_NormalizeShift1_135 |    50|
|213   |    add2_stage3           |FPAddSub_122                 |   306|
|214   |      u_FPAddSub          |FPAddSub_16_128              |   306|
|215   |        AlignModule       |FPAddSub_AlignModule_129     |     2|
|216   |        ExecutionModule   |FPAddSub_ExecutionModule_130 |     4|
|217   |        NormalizeShift1   |FPAddSub_NormalizeShift1_131 |    50|
|218   |    add3_stage3           |FPAddSub_123                 |   306|
|219   |      u_FPAddSub          |FPAddSub_16_124              |   306|
|220   |        AlignModule       |FPAddSub_AlignModule_125     |     2|
|221   |        ExecutionModule   |FPAddSub_ExecutionModule_126 |     4|
|222   |        NormalizeShift1   |FPAddSub_NormalizeShift1_127 |    50|
|223   |  mode5_ln                |mode5_ln                     |   284|
|224   |    ln                    |logunit                      |   284|
|225   |      add                 |FPAddSub_111                 |   284|
|226   |        u_FPAddSub        |FPAddSub_16_112              |   284|
|227   |          AlignModule     |FPAddSub_AlignModule_113     |     2|
|228   |          ExecutionModule |FPAddSub_ExecutionModule_114 |     4|
|229   |          NormalizeShift1 |FPAddSub_NormalizeShift1_115 |    50|
|230   |  mode7_exp               |mode7_exp                    |  3538|
|231   |    exp0                  |expunit                      |   442|
|232   |      fpmult              |FPMult_102                   |    80|
|233   |        u_FPMult          |FPMult_16_108                |    80|
|234   |          NormalizeModule |FPMult_NormalizeModule_109   |     4|
|235   |          PrepModule      |FPMult_PrepModule_110        |    18|
|236   |      fpsub               |FPAddSub_103                 |   305|
|237   |        u_FPAddSub        |FPAddSub_16_104              |   305|
|238   |          AlignModule     |FPAddSub_AlignModule_105     |     2|
|239   |          ExecutionModule |FPAddSub_ExecutionModule_106 |     4|
|240   |          NormalizeShift1 |FPAddSub_NormalizeShift1_107 |    50|
|241   |    exp1                  |expunit_36                   |   444|
|242   |      fpmult              |FPMult_93                    |    80|
|243   |        u_FPMult          |FPMult_16_99                 |    80|
|244   |          NormalizeModule |FPMult_NormalizeModule_100   |     4|
|245   |          PrepModule      |FPMult_PrepModule_101        |    18|
|246   |      fpsub               |FPAddSub_94                  |   305|
|247   |        u_FPAddSub        |FPAddSub_16_95               |   305|
|248   |          AlignModule     |FPAddSub_AlignModule_96      |     2|
|249   |          ExecutionModule |FPAddSub_ExecutionModule_97  |     4|
|250   |          NormalizeShift1 |FPAddSub_NormalizeShift1_98  |    50|
|251   |    exp2                  |expunit_37                   |   442|
|252   |      fpmult              |FPMult_84                    |    80|
|253   |        u_FPMult          |FPMult_16_90                 |    80|
|254   |          NormalizeModule |FPMult_NormalizeModule_91    |     4|
|255   |          PrepModule      |FPMult_PrepModule_92         |    18|
|256   |      fpsub               |FPAddSub_85                  |   305|
|257   |        u_FPAddSub        |FPAddSub_16_86               |   305|
|258   |          AlignModule     |FPAddSub_AlignModule_87      |     2|
|259   |          ExecutionModule |FPAddSub_ExecutionModule_88  |     4|
|260   |          NormalizeShift1 |FPAddSub_NormalizeShift1_89  |    50|
|261   |    exp3                  |expunit_38                   |   442|
|262   |      fpmult              |FPMult_75                    |    80|
|263   |        u_FPMult          |FPMult_16_81                 |    80|
|264   |          NormalizeModule |FPMult_NormalizeModule_82    |     4|
|265   |          PrepModule      |FPMult_PrepModule_83         |    18|
|266   |      fpsub               |FPAddSub_76                  |   305|
|267   |        u_FPAddSub        |FPAddSub_16_77               |   305|
|268   |          AlignModule     |FPAddSub_AlignModule_78      |     2|
|269   |          ExecutionModule |FPAddSub_ExecutionModule_79  |     4|
|270   |          NormalizeShift1 |FPAddSub_NormalizeShift1_80  |    50|
|271   |    exp4                  |expunit_39                   |   442|
|272   |      fpmult              |FPMult_66                    |    80|
|273   |        u_FPMult          |FPMult_16_72                 |    80|
|274   |          NormalizeModule |FPMult_NormalizeModule_73    |     4|
|275   |          PrepModule      |FPMult_PrepModule_74         |    18|
|276   |      fpsub               |FPAddSub_67                  |   305|
|277   |        u_FPAddSub        |FPAddSub_16_68               |   305|
|278   |          AlignModule     |FPAddSub_AlignModule_69      |     2|
|279   |          ExecutionModule |FPAddSub_ExecutionModule_70  |     4|
|280   |          NormalizeShift1 |FPAddSub_NormalizeShift1_71  |    50|
|281   |    exp5                  |expunit_40                   |   442|
|282   |      fpmult              |FPMult_57                    |    80|
|283   |        u_FPMult          |FPMult_16_63                 |    80|
|284   |          NormalizeModule |FPMult_NormalizeModule_64    |     4|
|285   |          PrepModule      |FPMult_PrepModule_65         |    18|
|286   |      fpsub               |FPAddSub_58                  |   305|
|287   |        u_FPAddSub        |FPAddSub_16_59               |   305|
|288   |          AlignModule     |FPAddSub_AlignModule_60      |     2|
|289   |          ExecutionModule |FPAddSub_ExecutionModule_61  |     4|
|290   |          NormalizeShift1 |FPAddSub_NormalizeShift1_62  |    50|
|291   |    exp6                  |expunit_41                   |   442|
|292   |      fpmult              |FPMult_48                    |    80|
|293   |        u_FPMult          |FPMult_16_54                 |    80|
|294   |          NormalizeModule |FPMult_NormalizeModule_55    |     4|
|295   |          PrepModule      |FPMult_PrepModule_56         |    18|
|296   |      fpsub               |FPAddSub_49                  |   305|
|297   |        u_FPAddSub        |FPAddSub_16_50               |   305|
|298   |          AlignModule     |FPAddSub_AlignModule_51      |     2|
|299   |          ExecutionModule |FPAddSub_ExecutionModule_52  |     4|
|300   |          NormalizeShift1 |FPAddSub_NormalizeShift1_53  |    50|
|301   |    exp7                  |expunit_42                   |   442|
|302   |      fpmult              |FPMult                       |    80|
|303   |        u_FPMult          |FPMult_16                    |    80|
|304   |          NormalizeModule |FPMult_NormalizeModule       |     4|
|305   |          PrepModule      |FPMult_PrepModule            |    18|
|306   |      fpsub               |FPAddSub_43                  |   305|
|307   |        u_FPAddSub        |FPAddSub_16_44               |   305|
|308   |          AlignModule     |FPAddSub_AlignModule_45      |     2|
|309   |          ExecutionModule |FPAddSub_ExecutionModule_46  |     4|
|310   |          NormalizeShift1 |FPAddSub_NormalizeShift1_47  |    50|
|311   |  pre_sub                 |mode6_sub_0                  |  2523|
|312   |    sub0                  |FPAddSub                     |   892|
|313   |      u_FPAddSub          |FPAddSub_16_32               |   892|
|314   |        AlignModule       |FPAddSub_AlignModule_33      |     2|
|315   |        ExecutionModule   |FPAddSub_ExecutionModule_34  |     4|
|316   |        NormalizeShift1   |FPAddSub_NormalizeShift1_35  |    50|
|317   |    sub1                  |FPAddSub_1                   |   233|
|318   |      u_FPAddSub          |FPAddSub_16_28               |   233|
|319   |        ExecutionModule   |FPAddSub_ExecutionModule_30  |     4|
|320   |        AlignModule       |FPAddSub_AlignModule_29      |     2|
|321   |        NormalizeShift1   |FPAddSub_NormalizeShift1_31  |    50|
|322   |    sub2                  |FPAddSub_2                   |   233|
|323   |      u_FPAddSub          |FPAddSub_16_24               |   233|
|324   |        ExecutionModule   |FPAddSub_ExecutionModule_26  |     4|
|325   |        AlignModule       |FPAddSub_AlignModule_25      |     2|
|326   |        NormalizeShift1   |FPAddSub_NormalizeShift1_27  |    50|
|327   |    sub3                  |FPAddSub_3                   |   233|
|328   |      u_FPAddSub          |FPAddSub_16_20               |   233|
|329   |        ExecutionModule   |FPAddSub_ExecutionModule_22  |     4|
|330   |        AlignModule       |FPAddSub_AlignModule_21      |     2|
|331   |        NormalizeShift1   |FPAddSub_NormalizeShift1_23  |    50|
|332   |    sub4                  |FPAddSub_4                   |   233|
|333   |      u_FPAddSub          |FPAddSub_16_16               |   233|
|334   |        ExecutionModule   |FPAddSub_ExecutionModule_18  |     4|
|335   |        AlignModule       |FPAddSub_AlignModule_17      |     2|
|336   |        NormalizeShift1   |FPAddSub_NormalizeShift1_19  |    50|
|337   |    sub5                  |FPAddSub_5                   |   233|
|338   |      u_FPAddSub          |FPAddSub_16_12               |   233|
|339   |        ExecutionModule   |FPAddSub_ExecutionModule_14  |     4|
|340   |        AlignModule       |FPAddSub_AlignModule_13      |     2|
|341   |        NormalizeShift1   |FPAddSub_NormalizeShift1_15  |    50|
|342   |    sub6                  |FPAddSub_6                   |   233|
|343   |      u_FPAddSub          |FPAddSub_16_8                |   233|
|344   |        ExecutionModule   |FPAddSub_ExecutionModule_10  |     4|
|345   |        AlignModule       |FPAddSub_AlignModule_9       |     2|
|346   |        NormalizeShift1   |FPAddSub_NormalizeShift1_11  |    50|
|347   |    sub7                  |FPAddSub_7                   |   233|
|348   |      u_FPAddSub          |FPAddSub_16                  |   233|
|349   |        ExecutionModule   |FPAddSub_ExecutionModule     |     4|
|350   |        AlignModule       |FPAddSub_AlignModule         |     2|
|351   |        NormalizeShift1   |FPAddSub_NormalizeShift1     |    50|
+------+--------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1880.969 ; gain = 407.332 ; free physical = 238934 ; free virtual = 307344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 121 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1880.969 ; gain = 407.332 ; free physical = 238932 ; free virtual = 307343
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1880.973 ; gain = 407.332 ; free physical = 238942 ; free virtual = 307353
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 990 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1943.141 ; gain = 0.000 ; free physical = 238682 ; free virtual = 307094
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 637 instances were transformed.
  LD => LDCE: 637 instances

INFO: [Common 17-83] Releasing license: Synthesis
338 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1943.141 ; gain = 469.602 ; free physical = 238746 ; free virtual = 307159
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2455.785 ; gain = 512.645 ; free physical = 238068 ; free virtual = 306481
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2455.785 ; gain = 0.000 ; free physical = 238056 ; free virtual = 306469
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.797 ; gain = 0.000 ; free physical = 237999 ; free virtual = 306423
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2479.805 ; gain = 24.020 ; free physical = 237822 ; free virtual = 306235
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2615.066 ; gain = 0.004 ; free physical = 237789 ; free virtual = 306202

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 147bb9d38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2615.066 ; gain = 0.000 ; free physical = 237789 ; free virtual = 306202

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 147bb9d38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2615.066 ; gain = 0.000 ; free physical = 237785 ; free virtual = 306198
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 170fa09b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2615.066 ; gain = 0.000 ; free physical = 237778 ; free virtual = 306191
INFO: [Opt 31-389] Phase Constant propagation created 392 cells and removed 833 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1466bb7d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2615.066 ; gain = 0.000 ; free physical = 237779 ; free virtual = 306192
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1466bb7d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2615.066 ; gain = 0.000 ; free physical = 237773 ; free virtual = 306186
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12fd6b5e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2615.066 ; gain = 0.000 ; free physical = 237787 ; free virtual = 306201
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12fd6b5e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2615.066 ; gain = 0.000 ; free physical = 237787 ; free virtual = 306201
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |             392  |             833  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2615.066 ; gain = 0.000 ; free physical = 237787 ; free virtual = 306201
Ending Logic Optimization Task | Checksum: 12fd6b5e1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2615.066 ; gain = 0.000 ; free physical = 237788 ; free virtual = 306201

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.769 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 12fd6b5e1

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2852.227 ; gain = 0.000 ; free physical = 237741 ; free virtual = 306154
Ending Power Optimization Task | Checksum: 12fd6b5e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2852.227 ; gain = 237.160 ; free physical = 237746 ; free virtual = 306159

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12fd6b5e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.227 ; gain = 0.000 ; free physical = 237746 ; free virtual = 306159

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.227 ; gain = 0.000 ; free physical = 237746 ; free virtual = 306159
Ending Netlist Obfuscation Task | Checksum: 12fd6b5e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.227 ; gain = 0.000 ; free physical = 237745 ; free virtual = 306158
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2852.227 ; gain = 237.164 ; free physical = 237746 ; free virtual = 306159
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 12fd6b5e1
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module softmax ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 2720 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2852.227 ; gain = 0.000 ; free physical = 237535 ; free virtual = 305949
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.769 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2852.227 ; gain = 0.000 ; free physical = 237524 ; free virtual = 305937
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2877.262 ; gain = 25.035 ; free physical = 237411 ; free virtual = 305824
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 1200 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.281 ; gain = 39.020 ; free physical = 237473 ; free virtual = 305886
Power optimization passes: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.281 ; gain = 64.055 ; free physical = 237471 ; free virtual = 305884

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:01 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237592 ; free virtual = 306006


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design softmax ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 32 accepted clusters 32
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 48 accepted clusters 48

Number of Slice Registers augmented: 0 newly gated: 72 Total: 7912
Number of SRLs augmented: 0  newly gated: 8 Total: 192
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 32
Number of Flops added for Enable Generation: 5

Flops dropped: 0/80 RAMS dropped: 0/32 Clusters dropped: 0/80 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 7d2b981a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237526 ; free virtual = 305939
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 7d2b981a
Power optimization: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2916.281 ; gain = 64.055 ; free physical = 237597 ; free virtual = 306010
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 8808840 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cbf1a536

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237629 ; free virtual = 306043
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: cbf1a536

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237623 ; free virtual = 306036
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: cbf1a536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237628 ; free virtual = 306041
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: cbf1a536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237620 ; free virtual = 306033
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cbf1a536

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237632 ; free virtual = 306045

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237631 ; free virtual = 306044
Ending Netlist Obfuscation Task | Checksum: cbf1a536

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237629 ; free virtual = 306042
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2916.281 ; gain = 64.055 ; free physical = 237629 ; free virtual = 306042
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237603 ; free virtual = 306016
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 76d6257f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237603 ; free virtual = 306016
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237614 ; free virtual = 306027

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a35632c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237584 ; free virtual = 305998

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12f97f870

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237575 ; free virtual = 305988

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12f97f870

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237573 ; free virtual = 305987
Phase 1 Placer Initialization | Checksum: 12f97f870

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237575 ; free virtual = 305988

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a366d180

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237559 ; free virtual = 305972

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238436 ; free virtual = 306848

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 23c4a5726

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238429 ; free virtual = 306840
Phase 2 Global Placement | Checksum: 16745052f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238422 ; free virtual = 306834

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16745052f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238415 ; free virtual = 306827

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 294426f27

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238402 ; free virtual = 306814

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ead31a31

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238395 ; free virtual = 306807

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24152cb4d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238394 ; free virtual = 306806

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1985c62b6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238279 ; free virtual = 306692

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16ba8b4f6

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238253 ; free virtual = 306666

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 212c21a00

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238252 ; free virtual = 306665
Phase 3 Detail Placement | Checksum: 212c21a00

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238246 ; free virtual = 306660

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23470e94c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 23470e94c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238218 ; free virtual = 306631
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.947. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fe5c9f12

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238221 ; free virtual = 306634
Phase 4.1 Post Commit Optimization | Checksum: 1fe5c9f12

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238226 ; free virtual = 306640

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fe5c9f12

Time (s): cpu = 00:01:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238228 ; free virtual = 306642

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fe5c9f12

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238226 ; free virtual = 306639

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238225 ; free virtual = 306639
Phase 4.4 Final Placement Cleanup | Checksum: 198e49c0d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238221 ; free virtual = 306634
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 198e49c0d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238216 ; free virtual = 306630
Ending Placer Task | Checksum: 1521c2f10

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238237 ; free virtual = 306650
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238238 ; free virtual = 306651
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238199 ; free virtual = 306612
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238128 ; free virtual = 306544
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238079 ; free virtual = 306511
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237905 ; free virtual = 306319
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f8eb2c5a ConstDB: 0 ShapeSum: 593102b6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "inp[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "inp[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub0_inp[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub0_inp[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub0_inp[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub0_inp[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sub0_inp[118]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sub0_inp[118]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: c0356a7a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237460 ; free virtual = 305874
Post Restoration Checksum: NetGraph: 53fa9108 NumContArr: 6c3ad972 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c0356a7a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237460 ; free virtual = 305874

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c0356a7a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237429 ; free virtual = 305843

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c0356a7a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237427 ; free virtual = 305840
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2080d6a7b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237431 ; free virtual = 305844
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.150  | TNS=0.000  | WHS=0.075  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15f935393

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237426 ; free virtual = 305839

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f523658f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237415 ; free virtual = 305829

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1834
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.694  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10a797907

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237417 ; free virtual = 305830
Phase 4 Rip-up And Reroute | Checksum: 10a797907

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237417 ; free virtual = 305830

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10a797907

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237417 ; free virtual = 305830

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10a797907

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237417 ; free virtual = 305830
Phase 5 Delay and Skew Optimization | Checksum: 10a797907

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237416 ; free virtual = 305830

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11329077a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237420 ; free virtual = 305833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.694  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11329077a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237418 ; free virtual = 305832
Phase 6 Post Hold Fix | Checksum: 11329077a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237418 ; free virtual = 305831

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.62794 %
  Global Horizontal Routing Utilization  = 2.39579 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 142f57f89

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237417 ; free virtual = 305831

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 142f57f89

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237416 ; free virtual = 305830

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 146d2245f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237408 ; free virtual = 305821

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.694  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 146d2245f

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237401 ; free virtual = 305815
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237453 ; free virtual = 305866

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237453 ; free virtual = 305867
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237452 ; free virtual = 305866
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237432 ; free virtual = 305851
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237374 ; free virtual = 305810
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 237417 ; free virtual = 305831
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2916.281 ; gain = 0.000 ; free physical = 238261 ; free virtual = 306673
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 02:48:58 2022...
