==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 191.493 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'N': aaa.cpp:9
ERROR: [HLS 214-124] use of undeclared identifier 'N': aaa.cpp:13
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 192.763 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.005 seconds; peak allocated memory: 192.415 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 191.510 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
ERROR: [HLS 207-3428] redefinition of 'sum' with a different type: 'int' vs 'int *': aaa.cpp:10:6
INFO: [HLS 207-71] previous definition is here: aaa.cpp:6:11
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 192.781 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.488 seconds; peak allocated memory: 192.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 191.510 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.558 seconds; current allocated memory: 191.751 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.421 seconds; current allocated memory: 192.280 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 192.296 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 193.238 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'aaa' (aaa.cpp:3) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 192.689 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 212.665 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 204.200 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 204.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 204.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'aaa/a_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/a_address0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/a_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/a_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/a_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/a_we0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/a_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/a_d0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/a_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'aaa/a_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/a_address1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/a_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/a_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/a_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/a_we1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/a_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/a_d1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/a_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'aaa/b_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/b_address0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/b_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/b_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/b_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/b_we0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/b_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/b_d0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/b_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'aaa/b_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/b_address1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/b_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/b_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/b_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/b_we1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/b_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/b_d1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/b_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'aaa/res_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/res_address0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/res_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/res_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/res_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/res_we0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/res_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/res_d0' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/res_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'aaa/res_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/res_address1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/res_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/res_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/res_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/res_we1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/res_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'aaa/res_d1' to 0.
WARNING: [RTGEN 206-101] Port 'aaa/res_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 204.712 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.075 seconds; current allocated memory: 211.740 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.172 seconds; current allocated memory: 211.979 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.025 seconds; peak allocated memory: 212.665 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 191.510 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 191.751 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access (aaa.cpp:11:27)
WARNING: [HLS 214-167] The program may have out of bound array access (aaa.cpp:11:36)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.469 seconds; current allocated memory: 193.993 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 193.994 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 195.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 194.352 MB.
INFO: [XFORM 203-510] Pipelining loop 'SUM_LOOP' (aaa.cpp:8) in function 'aaa' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:8:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 214.653 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 206.763 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', aaa.cpp:11) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 207.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 207.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 207.540 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.324 seconds; current allocated memory: 214.640 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.48 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.472 seconds; current allocated memory: 214.782 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.228 seconds; peak allocated memory: 214.653 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 191.510 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 191.751 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.313 seconds; current allocated memory: 194.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 195.108 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.360 MB.
INFO: [XFORM 203-510] Pipelining loop 'SUM_LOOP' (aaa.cpp:8) in function 'aaa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 214.670 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 206.768 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 206.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 207.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 207.458 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.207 seconds; current allocated memory: 214.468 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.15 seconds; current allocated memory: 214.582 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.729 seconds; peak allocated memory: 214.670 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 191.510 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 191.751 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.304 seconds; current allocated memory: 193.991 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 193.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 195.092 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.350 MB.
INFO: [XFORM 203-510] Pipelining loop 'SUM_LOOP' (aaa.cpp:8) in function 'aaa' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:8:11)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 214.669 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 206.807 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 207.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 207.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 207.554 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.265 seconds; current allocated memory: 214.702 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.48 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.223 seconds; current allocated memory: 214.816 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.758 seconds; peak allocated memory: 214.702 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 191.510 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 191.751 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.296 seconds; current allocated memory: 193.976 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 193.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 195.063 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.338 MB.
INFO: [XFORM 203-510] Pipelining loop 'SUM_LOOP' (aaa.cpp:8) in function 'aaa' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:8:11)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 214.644 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 206.806 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('res_addr_3_write_ln11', aaa.cpp:11) of variable 'add_ln11_4', aaa.cpp:11 on array 'res' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'res'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 207.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 207.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 207.568 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.239 seconds; current allocated memory: 214.762 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.48 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.221 seconds; current allocated memory: 214.847 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.756 seconds; peak allocated memory: 214.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa a 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 191.799 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete reshaped array 'a' on dimension 1 (aaa.cpp:6:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.502 seconds; current allocated memory: 193.994 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 193.995 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 195.100 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 194.381 MB.
INFO: [XFORM 203-510] Pipelining loop 'SUM_LOOP' (aaa.cpp:8) in function 'aaa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 214.709 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 206.960 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 207.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 207.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 207.925 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.443 seconds; current allocated memory: 215.091 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.731 seconds; current allocated memory: 215.161 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.299 seconds; peak allocated memory: 215.091 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 191.799 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete reshaped array 'a' on dimension 1 (aaa.cpp:6:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.441 seconds; current allocated memory: 194.010 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 194.011 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 195.151 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.095 seconds; current allocated memory: 194.436 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 214.742 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 206.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 207.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 207.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 207.941 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.529 seconds; current allocated memory: 215.090 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.769 seconds; current allocated memory: 215.176 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.356 seconds; peak allocated memory: 215.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_unroll aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.584 seconds; current allocated memory: 191.799 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'SUM_LOOP' (aaa.cpp:10:11) in function 'aaa' completely with a factor of 3 (aaa.cpp:10:11)
INFO: [HLS 214-248] complete reshaped array 'a' on dimension 1 (aaa.cpp:6:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.33 seconds; current allocated memory: 194.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 194.921 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.349 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 214.376 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 206.073 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 206.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 206.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 206.702 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 213.583 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-789] **** Estimated Fmax: 710.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.136 seconds; current allocated memory: 213.638 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.706 seconds; peak allocated memory: 214.376 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 191.799 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete reshaped array 'a' on dimension 1 (aaa.cpp:6:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.375 seconds; current allocated memory: 194.010 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 194.011 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 195.151 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 194.436 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 214.742 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 206.976 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 207.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 207.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 207.940 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.454 seconds; current allocated memory: 215.090 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.577 seconds; current allocated memory: 215.176 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.192 seconds; peak allocated memory: 215.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 191.799 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete reshaped array 'a' on dimension 1 (aaa.cpp:6:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.345 seconds; current allocated memory: 194.010 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.011 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 195.183 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 194.451 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:8:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 214.787 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 207.114 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 207.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 207.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 208.436 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_32s_34ns_65_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_32s_8ns_32_1_1_Multiplier_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.74 seconds; current allocated memory: 216.255 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 168.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.943 seconds; current allocated memory: 216.383 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.487 seconds; peak allocated memory: 216.255 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 191.799 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete reshaped array 'a' on dimension 1 (aaa.cpp:7:62)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.318 seconds; current allocated memory: 194.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.011 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 195.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 194.458 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 214.806 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 207.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
WARNING: [SYN 201-107] Renaming port name 'aaa/out' to 'aaa/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 207.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 207.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.213 seconds; current allocated memory: 208.513 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_32s_34ns_65_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_32s_8ns_32_1_1_Multiplier_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.784 seconds; current allocated memory: 216.602 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 168.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.984 seconds; current allocated memory: 216.658 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.511 seconds; peak allocated memory: 216.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 191.799 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete reshaped array 'a' on dimension 1 (aaa.cpp:7:62)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.474 seconds; current allocated memory: 194.011 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.011 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 195.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 194.458 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 214.806 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 207.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUM_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'SUM_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 207.596 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 207.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/outputforans' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 208.513 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_32s_34ns_65_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_32s_8ns_32_1_1_Multiplier_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.008 seconds; current allocated memory: 216.633 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 168.14 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.373 seconds; current allocated memory: 216.690 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.913 seconds; peak allocated memory: 216.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type complete -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
ERROR: [HLS 207-3425] redefinition of 'r': aaa.cpp:8:7
INFO: [HLS 207-71] previous definition is here: aaa.cpp:4:17
WARNING: [HLS 207-5532] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type : aaa.cpp:7:36
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 192.862 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.246 seconds; peak allocated memory: 192.530 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 191.511 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
ERROR: [HLS 207-3691] assigning to 'int *' from incompatible type 'int': aaa.cpp:13:12
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 192.828 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.233 seconds; peak allocated memory: 192.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 191.511 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.589 seconds; current allocated memory: 191.767 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.326 seconds; current allocated memory: 193.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 193.993 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 195.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 194.349 MB.
INFO: [XFORM 203-510] Pipelining loop 'add' (aaa.cpp:9) in function 'aaa' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 214.643 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 206.692 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 206.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 207.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 207.379 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.217 seconds; current allocated memory: 214.432 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.207 seconds; current allocated memory: 214.516 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.741 seconds; peak allocated memory: 214.643 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 191.799 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.327 seconds; current allocated memory: 194.024 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.025 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 195.122 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.388 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 214.659 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 206.739 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 206.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 207.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 207.408 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.21 seconds; current allocated memory: 214.417 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.176 seconds; current allocated memory: 214.500 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.712 seconds; peak allocated memory: 214.659 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 191.540 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 191.799 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.286 seconds; current allocated memory: 194.024 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.025 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 195.122 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 194.387 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.139 seconds; current allocated memory: 214.657 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 206.736 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 206.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 207.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 207.405 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.198 seconds; current allocated memory: 214.413 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 312.01 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.129 seconds; current allocated memory: 214.497 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.681 seconds; peak allocated memory: 214.657 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.959 seconds; current allocated memory: 191.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.287 seconds; current allocated memory: 191.668 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 191.590 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 191.851 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.288 seconds; current allocated memory: 194.089 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.089 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 195.171 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 194.451 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 214.739 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 206.787 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 207.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 207.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 207.502 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.206 seconds; current allocated memory: 214.527 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.152 seconds; current allocated memory: 214.610 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.706 seconds; peak allocated memory: 214.739 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 21.416 seconds; current allocated memory: 196.755 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 19.586 seconds; current allocated memory: 196.998 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.574 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.601 seconds; current allocated memory: 191.851 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.511 seconds; current allocated memory: 194.149 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.150 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 195.232 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 194.498 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 214.786 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 206.822 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 207.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 207.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 207.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.283 seconds; current allocated memory: 214.560 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.476 seconds; current allocated memory: 214.643 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.116 seconds; peak allocated memory: 214.786 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.656 seconds; current allocated memory: 191.646 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 20.022 seconds; current allocated memory: 196.998 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.717 seconds; current allocated memory: 191.663 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 191.591 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete reshaped array 'a' on dimension 1 (aaa.cpp:6:62)
INFO: [HLS 214-248] complete reshaped array 'b' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete reshaped array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.797 seconds; current allocated memory: 194.202 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 194.203 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 195.325 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 194.565 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 214.893 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 206.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 207.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 207.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 207.901 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.509 seconds; current allocated memory: 214.575 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 148.69 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.352 seconds; current allocated memory: 214.689 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.273 seconds; peak allocated memory: 214.893 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 193.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 18.769 seconds; current allocated memory: 196.953 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 191.559 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.925 seconds; current allocated memory: 191.851 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.563 seconds; current allocated memory: 194.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.103 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 195.200 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 194.465 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 214.751 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 206.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 207.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 207.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 207.436 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.269 seconds; current allocated memory: 214.420 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.941 seconds; current allocated memory: 214.503 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.757 seconds; peak allocated memory: 214.751 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.559 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.569 seconds; current allocated memory: 191.851 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.323 seconds; current allocated memory: 194.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 195.201 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 194.467 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 214.753 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 206.784 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 207.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 207.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 207.469 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 214.423 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.231 seconds; current allocated memory: 214.506 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.839 seconds; peak allocated memory: 214.753 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.559 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 191.851 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.326 seconds; current allocated memory: 194.103 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.104 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 195.200 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 194.465 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 214.751 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 206.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 207.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 207.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 207.465 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.201 seconds; current allocated memory: 214.419 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.182 seconds; current allocated memory: 214.502 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.783 seconds; peak allocated memory: 214.751 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.559 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 191.851 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.289 seconds; current allocated memory: 194.118 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 195.216 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.481 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 214.752 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 206.787 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 207.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 207.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 207.516 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.232 seconds; current allocated memory: 214.541 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.201 seconds; current allocated memory: 214.624 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.812 seconds; peak allocated memory: 214.752 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.559 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 191.851 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.311 seconds; current allocated memory: 194.118 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 195.217 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 194.483 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 214.755 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 206.791 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 207.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 207.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 207.520 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.218 seconds; current allocated memory: 214.545 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.194 seconds; current allocated memory: 214.628 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.799 seconds; peak allocated memory: 214.755 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 191.559 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 191.851 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.286 seconds; current allocated memory: 194.118 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.119 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 195.216 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 194.481 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 214.752 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 206.787 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 207.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 207.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 207.516 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.265 seconds; current allocated memory: 214.541 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 479.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.231 seconds; current allocated memory: 214.624 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.992 seconds; peak allocated memory: 214.752 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 24.899 seconds; current allocated memory: 196.983 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 20.173 seconds; current allocated memory: 196.983 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.853 seconds; current allocated memory: 191.696 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.088 seconds; current allocated memory: 191.662 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.114 seconds; current allocated memory: 191.590 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 191.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.507 seconds; current allocated memory: 194.214 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 195.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.568 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 214.917 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 207.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', aaa.cpp:14) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 207.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 207.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 208.121 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.394 seconds; current allocated memory: 215.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 355.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.722 seconds; current allocated memory: 216.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.392 seconds; peak allocated memory: 215.855 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 3 -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 3 -type cyclic aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 3 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic reshaped array 'a' on dimension 1 with 3 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic reshaped array 'b' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'r' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.916 seconds; current allocated memory: 194.329 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 194.330 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 195.567 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 194.744 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 215.254 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 207.945 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln14', aaa.cpp:14) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_addr_2_write_ln15', aaa.cpp:15) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('r_addr_2_write_ln15', aaa.cpp:15) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 12, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 208.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 209.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 210.176 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_3ns_2_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.702 seconds; current allocated memory: 219.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 9.038 seconds; current allocated memory: 219.781 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.129 seconds; peak allocated memory: 219.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 3 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 3 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic reshaped array 'a' on dimension 1 with 3 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic reshaped array 'b' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.164 seconds; current allocated memory: 194.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.415 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 195.694 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 194.880 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 215.413 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 208.248 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln14', aaa.cpp:14) of variable 'or_ln14_4', aaa.cpp:14 on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_addr_2_write_ln15', aaa.cpp:15) of variable 'or_ln15_2', aaa.cpp:15 on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('r_addr_2_write_ln15', aaa.cpp:15) of variable 'or_ln15_2', aaa.cpp:15 on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 12, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 208.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 209.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 210.861 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_3ns_2_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.706 seconds; current allocated memory: 220.734 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.299 seconds; current allocated memory: 220.883 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.872 seconds; peak allocated memory: 220.734 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 3 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 3 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic reshaped array 'a' on dimension 1 with 3 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic reshaped array 'b' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete reshaped array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.694 seconds; current allocated memory: 194.315 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 194.315 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 195.654 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 194.803 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 215.346 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 208.174 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', aaa.cpp:14) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 10, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 208.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.249 seconds; current allocated memory: 209.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 210.781 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_3ns_2_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.729 seconds; current allocated memory: 220.370 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 8.9 seconds; current allocated memory: 220.517 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.713 seconds; peak allocated memory: 220.370 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 3 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 3 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 191.976 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic reshaped array 'a' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'b' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.825 seconds; current allocated memory: 194.501 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.086 seconds; current allocated memory: 194.502 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 195.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 195.009 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 215.597 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 208.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', aaa.cpp:14) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 10, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 209.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 210.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 211.478 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_3ns_2_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.014 seconds; current allocated memory: 222.358 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 190.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.521 seconds; current allocated memory: 222.775 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.349 seconds; peak allocated memory: 222.358 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 3 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 3 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 191.976 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic reshaped array 'a' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'b' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.694 seconds; current allocated memory: 194.282 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 194.283 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 195.491 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 194.755 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:8)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 215.270 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 208.142 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', aaa.cpp:14) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 9, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 208.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 209.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'aaa/r_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 210.427 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_3ns_2_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.595 seconds; current allocated memory: 220.449 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 148.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.736 seconds; current allocated memory: 220.695 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.544 seconds; peak allocated memory: 220.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 191.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic reshaped array 'a' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.64 seconds; current allocated memory: 194.282 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 194.283 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 195.486 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 194.747 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:8)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 215.227 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 207.951 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', aaa.cpp:14) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 208.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 209.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'aaa/r_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 209.845 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.623 seconds; current allocated memory: 219.125 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 317.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.628 seconds; current allocated memory: 219.384 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.435 seconds; peak allocated memory: 219.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -object -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -object -type cyclic aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_reshape' is ignored: aaa.cpp:7:59
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_reshape' is ignored: aaa.cpp:7:59
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 192.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:6:62)
INFO: [HLS 214-248] complete reshaped array 'a' on all dimensions  (aaa.cpp:7:9)
INFO: [HLS 214-248] complete reshaped array 'b' on all dimensions  (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.902 seconds; current allocated memory: 194.352 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 194.353 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 195.541 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 194.814 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:8)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 215.248 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 207.827 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 208.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 208.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'aaa/r_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 209.440 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.123 seconds; current allocated memory: 217.856 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.414 seconds; current allocated memory: 218.084 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.469 seconds; peak allocated memory: 217.856 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 3 -object -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 3 -object -type cyclic aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_reshape' is ignored: aaa.cpp:7:59
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_reshape' is ignored: aaa.cpp:7:59
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 192.542 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:6:62)
INFO: [HLS 214-248] complete reshaped array 'a' on all dimensions  (aaa.cpp:7:9)
INFO: [HLS 214-248] complete reshaped array 'b' on all dimensions  (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.406 seconds; current allocated memory: 194.351 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.108 seconds; current allocated memory: 195.541 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 194.814 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:8)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 215.248 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 207.827 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 208.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 208.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'aaa/r_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 209.440 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.045 seconds; current allocated memory: 217.856 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 7.657 seconds; current allocated memory: 218.084 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.274 seconds; peak allocated memory: 217.856 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 3 -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 3 -type cyclic aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 3 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.55 seconds; current allocated memory: 194.298 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.299 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 195.494 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 194.758 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:8)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 215.232 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 208.120 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_1_load_2', aaa.cpp:14) on array 'a_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 10, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 208.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 209.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 210.492 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_3ns_2_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.451 seconds; current allocated memory: 221.478 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.41 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.472 seconds; current allocated memory: 221.921 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.248 seconds; peak allocated memory: 221.478 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.611 seconds; current allocated memory: 194.331 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 195.585 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 194.841 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:8)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 215.317 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 208.251 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 208.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 209.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 210.344 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.328 seconds; current allocated memory: 221.328 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 271.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.37 seconds; current allocated memory: 221.892 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.07 seconds; peak allocated memory: 221.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.733 seconds; current allocated memory: 194.585 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 194.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 195.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 195.091 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...42 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 215.750 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 208.931 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 209.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 210.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 211.526 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.723 seconds; current allocated memory: 223.531 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 212.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.159 seconds; current allocated memory: 224.191 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.905 seconds; peak allocated memory: 223.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.590 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 191.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.448 seconds; current allocated memory: 194.214 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 195.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 194.568 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 214.917 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 207.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', aaa.cpp:14) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 207.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 207.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 208.121 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.422 seconds; current allocated memory: 215.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 355.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.678 seconds; current allocated memory: 216.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.366 seconds; peak allocated memory: 215.855 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 191.590 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 191.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.712 seconds; current allocated memory: 194.214 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 194.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 195.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 194.568 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 214.917 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.123 seconds; current allocated memory: 207.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', aaa.cpp:14) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 207.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 207.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 208.121 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 215.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 355.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.076 seconds; current allocated memory: 216.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.818 seconds; peak allocated memory: 215.855 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.709 seconds; current allocated memory: 194.415 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 194.416 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.114 seconds; current allocated memory: 195.800 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 194.883 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 215.607 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 208.746 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('r_0_load', aaa.cpp:15) on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_0_addr_3_write_ln15', aaa.cpp:15) of variable 'add_ln15_2', aaa.cpp:15 on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 209.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 210.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 210.908 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.343 seconds; current allocated memory: 221.972 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.429 seconds; current allocated memory: 222.478 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.211 seconds; peak allocated memory: 221.972 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.708 seconds; current allocated memory: 194.415 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 194.416 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 195.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 194.885 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 215.612 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 208.755 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('r_0_load', aaa.cpp:21) on array 'r_0' and 'store' operation ('r_0_addr_write_ln19', aaa.cpp:19) of variable 'temp', aaa.cpp:19 on array 'r_0'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_0_addr_3_write_ln21', aaa.cpp:21) of variable 'add_ln21_2', aaa.cpp:21 on array 'r_0' and 'store' operation ('r_0_addr_write_ln19', aaa.cpp:19) of variable 'temp', aaa.cpp:19 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 209.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 210.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 210.916 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.312 seconds; current allocated memory: 221.981 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 8.389 seconds; current allocated memory: 222.486 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.202 seconds; peak allocated memory: 221.981 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.835 seconds; current allocated memory: 194.585 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.085 seconds; current allocated memory: 194.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 195.954 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 195.099 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...42 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 215.769 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 208.951 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 209.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 210.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 211.547 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.769 seconds; current allocated memory: 223.565 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 212.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.355 seconds; current allocated memory: 224.197 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.128 seconds; peak allocated memory: 223.565 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.905 seconds; current allocated memory: 194.585 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 194.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 195.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 195.091 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...42 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 215.755 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 208.933 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 209.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 210.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 211.530 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.085 seconds; current allocated memory: 223.562 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 212.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 9.759 seconds; current allocated memory: 224.194 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.573 seconds; peak allocated memory: 223.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.591 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 191.899 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.676 seconds; current allocated memory: 194.313 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.313 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 195.485 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 194.717 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 215.178 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 207.838 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_1_write_ln16', aaa.cpp:16) of variable 'add_ln16_2', aaa.cpp:16 on array 'r' and 'load' operation ('r_load_1', aaa.cpp:16) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 208.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 208.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 209.509 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.926 seconds; current allocated memory: 219.546 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 186.12 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.789 seconds; current allocated memory: 219.989 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.721 seconds; peak allocated memory: 219.546 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.576 seconds; current allocated memory: 194.585 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 195.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 195.091 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...42 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.314 seconds; current allocated memory: 215.755 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 208.933 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 209.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 210.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 211.530 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.589 seconds; current allocated memory: 223.547 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 212.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.792 seconds; current allocated memory: 224.179 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.39 seconds; peak allocated memory: 223.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.556 seconds; current allocated memory: 194.415 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.416 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.111 seconds; current allocated memory: 195.800 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 194.883 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 215.608 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 208.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('r_0_load', aaa.cpp:16) on array 'r_0' and 'store' operation ('r_0_addr_write_ln15', aaa.cpp:15) of variable 'add_ln15_6', aaa.cpp:15 on array 'r_0'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_0_addr_3_write_ln16', aaa.cpp:16) of variable 'add_ln16_2', aaa.cpp:16 on array 'r_0' and 'store' operation ('r_0_addr_write_ln15', aaa.cpp:15) of variable 'add_ln15_6', aaa.cpp:15 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 209.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 210.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 210.912 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.174 seconds; current allocated memory: 221.976 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.03 seconds; current allocated memory: 222.482 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.684 seconds; peak allocated memory: 221.976 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 6 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 6 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.499 seconds; current allocated memory: 194.432 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 194.433 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 195.897 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 194.937 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 215.734 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 209.178 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('r_0_load', aaa.cpp:16) on array 'r_0' and 'store' operation ('r_0_addr_write_ln15', aaa.cpp:15) of variable 'add_ln15_6', aaa.cpp:15 on array 'r_0'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_0_addr_3_write_ln16', aaa.cpp:16) of variable 'add_ln16_2', aaa.cpp:16 on array 'r_0' and 'store' operation ('r_0_addr_write_ln15', aaa.cpp:15) of variable 'add_ln15_6', aaa.cpp:15 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 210.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 211.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_3_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 212.512 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_4ns_3_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 2.811 seconds; current allocated memory: 226.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 268.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 8.85 seconds; current allocated memory: 226.692 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.453 seconds; peak allocated memory: 226.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.983 seconds; current allocated memory: 194.585 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 195.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 195.091 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...42 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 215.755 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 208.933 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 209.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 210.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 211.530 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.912 seconds; current allocated memory: 223.563 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 212.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.646 seconds; current allocated memory: 224.194 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.449 seconds; peak allocated memory: 223.563 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.592 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.646 seconds; current allocated memory: 194.585 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 195.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 195.091 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...42 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.333 seconds; current allocated memory: 215.755 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 208.933 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 209.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 210.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_12' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 211.530 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.924 seconds; current allocated memory: 223.563 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 212.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.279 seconds; current allocated memory: 224.195 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.042 seconds; peak allocated memory: 223.563 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 26.082 seconds; current allocated memory: 198.486 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 191.559 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 191.881 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.616 seconds; current allocated memory: 194.214 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 195.321 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 194.568 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 214.902 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 207.167 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', aaa.cpp:14) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 207.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 207.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 208.135 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.459 seconds; current allocated memory: 215.824 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 355.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.883 seconds; current allocated memory: 215.999 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.592 seconds; peak allocated memory: 215.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 3 -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 3 -type cyclic aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 191.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 3 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.733 seconds; current allocated memory: 194.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.532 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 195.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.127 seconds; current allocated memory: 195.024 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 215.606 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 208.748 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_1_load_2', aaa.cpp:14) on array 'a_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 10, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 209.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 210.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 211.559 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_3ns_2_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.818 seconds; current allocated memory: 223.296 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.202 seconds; current allocated memory: 223.880 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.884 seconds; peak allocated memory: 223.296 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 191.914 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.752 seconds; current allocated memory: 194.517 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.518 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 195.866 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 195.013 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...39 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 215.629 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 208.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 209.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 210.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 211.309 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.751 seconds; current allocated memory: 223.144 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 212.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 9.122 seconds; current allocated memory: 223.803 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.799 seconds; peak allocated memory: 223.144 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 6 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 6 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.91 seconds; current allocated memory: 194.462 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.083 seconds; current allocated memory: 194.463 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 195.942 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 194.982 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 215.764 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 209.209 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('r_0_load', aaa.cpp:15) on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_0_addr_3_write_ln15', aaa.cpp:15) of variable 'add_ln15_2', aaa.cpp:15 on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 210.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 211.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_3_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 212.528 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_4ns_3_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.018 seconds; current allocated memory: 226.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 268.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 9.653 seconds; current allocated memory: 226.708 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 12.416 seconds; peak allocated memory: 226.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.637 seconds; current allocated memory: 194.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 194.430 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 195.830 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 194.913 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 215.622 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 208.732 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('r_0_load', aaa.cpp:15) on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_0_addr_3_write_ln15', aaa.cpp:15) of variable 'add_ln15_2', aaa.cpp:15 on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 209.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 210.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 210.909 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.322 seconds; current allocated memory: 221.974 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.302 seconds; current allocated memory: 222.509 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.013 seconds; peak allocated memory: 221.974 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 2 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.699 seconds; current allocated memory: 194.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 194.345 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 195.579 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 194.821 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aaa.cpp:15:12) to (aaa.cpp:15:10) in function 'aaa'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 215.318 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 208.045 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_0_addr_1_write_ln15', aaa.cpp:15) of variable 'add_ln15_2', aaa.cpp:15 on array 'r_0' and 'load' operation ('r_0_load', aaa.cpp:15) on array 'r_0'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_0_addr_1_write_ln15', aaa.cpp:15) of variable 'add_ln15_2', aaa.cpp:15 on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 208.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 209.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 210.024 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.157 seconds; current allocated memory: 220.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.103 seconds; current allocated memory: 220.824 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.781 seconds; peak allocated memory: 220.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 6 -type block aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] block partitioned array 'r' on dimension 1 with 6 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.67 seconds; current allocated memory: 194.462 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.463 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 195.942 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 194.982 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 215.763 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 209.175 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_0_addr_3_write_ln15', aaa.cpp:15) of variable 'add_ln15_2', aaa.cpp:15 on array 'r_0' and 'load' operation ('r_0_load_1', aaa.cpp:15) on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 210.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 211.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 212.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.627 seconds; current allocated memory: 224.843 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 268.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 8.866 seconds; current allocated memory: 225.531 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.568 seconds; peak allocated memory: 224.843 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 6 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 6 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.655 seconds; current allocated memory: 194.462 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.463 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 195.942 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 194.982 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 215.764 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 209.209 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('r_0_load', aaa.cpp:15) on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_0_addr_3_write_ln15', aaa.cpp:15) of variable 'add_ln15_2', aaa.cpp:15 on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 210.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 211.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_3_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 212.528 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_4ns_3_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.964 seconds; current allocated memory: 226.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 268.53 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 9.248 seconds; current allocated memory: 226.692 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.941 seconds; peak allocated memory: 226.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.422 seconds; current allocated memory: 194.444 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 195.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 194.938 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 215.473 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 208.403 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln14', aaa.cpp:14) of variable 'or_ln14_1', aaa.cpp:14 on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_addr_1_write_ln15', aaa.cpp:15) of variable 'or_ln15_2', aaa.cpp:15 on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('r_addr_1_write_ln15', aaa.cpp:15) of variable 'or_ln15_2', aaa.cpp:15 on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 209.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 209.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 210.618 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.264 seconds; current allocated memory: 221.302 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 7.972 seconds; current allocated memory: 221.746 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.555 seconds; peak allocated memory: 221.302 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -object -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_reshape' is ignored: aaa.cpp:7:59
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.592 seconds; current allocated memory: 192.495 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete reshaped array 'r' on all dimensions  (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.476 seconds; current allocated memory: 194.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 194.614 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 195.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 195.098 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 215.634 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 208.564 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 209.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 209.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 210.910 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.288 seconds; current allocated memory: 221.396 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 8.094 seconds; current allocated memory: 221.810 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 10.655 seconds; peak allocated memory: 221.396 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 6 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.593 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'r' on dimension 1 with 6 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.597 seconds; current allocated memory: 194.444 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 195.763 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 194.955 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 215.533 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 208.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln14', aaa.cpp:14) of constant <constant:_ssdm_op_Write.bram.p0i256> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_addr_1_write_ln15', aaa.cpp:15) of constant <constant:_ssdm_op_Write.bram.p0i256> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('r_addr_1_write_ln15', aaa.cpp:15) of constant <constant:_ssdm_op_Write.bram.p0i256> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 9, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 209.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 210.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_3_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 211.418 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_4ns_3_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.733 seconds; current allocated memory: 222.976 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.06 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.792 seconds; current allocated memory: 223.391 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.452 seconds; peak allocated memory: 222.976 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.408 seconds; current allocated memory: 194.444 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 195.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 194.938 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 215.473 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 208.403 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln14', aaa.cpp:14) of variable 'or_ln14_1', aaa.cpp:14 on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_addr_1_write_ln15', aaa.cpp:15) of variable 'or_ln15_2', aaa.cpp:15 on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('r_addr_1_write_ln15', aaa.cpp:15) of variable 'or_ln15_2', aaa.cpp:15 on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 209.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 209.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 210.618 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.32 seconds; current allocated memory: 221.301 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.02 seconds; current allocated memory: 221.746 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.615 seconds; peak allocated memory: 221.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 10 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'r' on dimension 1 with 10 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.43 seconds; current allocated memory: 194.444 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 195.787 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 194.958 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 215.538 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 208.558 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln14', aaa.cpp:14) of constant <constant:_ssdm_op_Write.bram.p0i512> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_addr_1_write_ln15', aaa.cpp:15) of constant <constant:_ssdm_op_Write.bram.p0i512> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('r_addr_1_write_ln15', aaa.cpp:15) of constant <constant:_ssdm_op_Write.bram.p0i512> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 209.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.195 seconds; current allocated memory: 210.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 210.923 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.389 seconds; current allocated memory: 221.795 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 160.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.208 seconds; current allocated memory: 222.211 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.793 seconds; peak allocated memory: 221.795 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 3 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic reshaped array 'r' on dimension 1 with 3 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.432 seconds; current allocated memory: 194.444 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 194.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 195.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 194.933 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 215.495 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 208.549 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_write_ln14', aaa.cpp:14) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_addr_2_write_ln15', aaa.cpp:15) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('r_addr_2_write_ln15', aaa.cpp:15) of constant <constant:_ssdm_op_Write.bram.p0i128> on array 'r' and 'load' operation ('r_load', aaa.cpp:14) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 9, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 209.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 210.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 211.337 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_urem_4ns_3ns_2_8_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'aaa_mul_4ns_6ns_9_1_1_Multiplier_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.54 seconds; current allocated memory: 222.819 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.39 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.402 seconds; current allocated memory: 223.263 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.95 seconds; peak allocated memory: 222.819 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.982 seconds; current allocated memory: 194.376 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.086 seconds; current allocated memory: 194.377 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 195.628 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 194.825 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 215.304 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 208.140 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_0_addr_2_write_ln15', aaa.cpp:15) of variable 'add_ln15_1', aaa.cpp:15 on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 208.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 209.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 210.179 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.425 seconds; current allocated memory: 221.102 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.754 seconds; current allocated memory: 221.607 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.616 seconds; peak allocated memory: 221.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.427 seconds; current allocated memory: 194.376 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 194.377 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 195.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 194.827 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 215.307 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 208.145 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_0_addr_2_write_ln19', aaa.cpp:19) of variable 'add_ln19_1', aaa.cpp:19 on array 'r_0' and 'store' operation ('r_0_addr_write_ln17', aaa.cpp:17) of variable 'temp', aaa.cpp:17 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 208.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 209.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 210.184 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.111 seconds; current allocated memory: 221.107 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 7.759 seconds; current allocated memory: 221.611 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.364 seconds; peak allocated memory: 221.107 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.560 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 191.913 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.399 seconds; current allocated memory: 194.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.298 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 195.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 194.717 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 215.142 MB.
INFO: [ANALYSIS 214-51] Found inter dependency for variable 'r'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 207.818 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_2_write_ln16', aaa.cpp:16) of variable 'add_ln16_1', aaa.cpp:16 on array 'r' and 'load' operation ('r_load', aaa.cpp:16) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 208.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 208.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 209.480 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.941 seconds; current allocated memory: 219.530 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.471 seconds; current allocated memory: 219.912 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.085 seconds; peak allocated memory: 219.530 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.560 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.562 seconds; current allocated memory: 194.515 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 194.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 195.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 195.001 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 215.582 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 208.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 209.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 210.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 211.022 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.575 seconds; current allocated memory: 222.624 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 271.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.616 seconds; current allocated memory: 223.194 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.235 seconds; peak allocated memory: 222.624 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 2 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.456 seconds; current allocated memory: 194.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.345 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 195.540 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 194.783 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (aaa.cpp:15:12) to (aaa.cpp:15:10) in function 'aaa'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 215.245 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 207.951 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('r_0_load', aaa.cpp:15) on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('r_0_addr_2_write_ln15', aaa.cpp:15) of variable 'add_ln15_1', aaa.cpp:15 on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 208.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 209.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 209.902 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.986 seconds; current allocated memory: 220.257 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 7.62 seconds; current allocated memory: 220.671 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.213 seconds; peak allocated memory: 220.257 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] cyclic partitioned array 'r' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.647 seconds; current allocated memory: 194.376 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 194.377 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 195.628 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 194.825 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 215.304 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 208.140 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_0_addr_2_write_ln15', aaa.cpp:15) of variable 'add_ln15_1', aaa.cpp:15 on array 'r_0' and 'store' operation ('r_0_addr_write_ln14', aaa.cpp:14) of variable 'add_ln14_6', aaa.cpp:14 on array 'r_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 208.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 209.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 210.180 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.198 seconds; current allocated memory: 221.102 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.177 seconds; current allocated memory: 221.607 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.008 seconds; peak allocated memory: 221.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 191.560 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 191.913 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.754 seconds; current allocated memory: 194.265 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 194.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 195.421 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 194.695 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:8)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.218 seconds; current allocated memory: 215.114 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 207.667 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 208.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 208.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 209.322 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.029 seconds; current allocated memory: 219.168 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.962 seconds; current allocated memory: 219.550 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.905 seconds; peak allocated memory: 219.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 191.560 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 191.913 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.772 seconds; current allocated memory: 194.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 194.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 195.411 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 194.681 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 215.122 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 207.714 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 208.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 208.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 209.398 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.074 seconds; current allocated memory: 219.423 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 215.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.082 seconds; current allocated memory: 219.789 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.017 seconds; peak allocated memory: 219.423 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 191.560 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.648 seconds; current allocated memory: 191.913 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.804 seconds; current allocated memory: 194.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 194.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 195.407 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 194.681 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 215.118 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 207.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 208.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 208.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 209.387 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.108 seconds; current allocated memory: 219.412 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 215.42 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.154 seconds; current allocated memory: 219.808 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.001 seconds; peak allocated memory: 219.412 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 191.560 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.604 seconds; current allocated memory: 191.913 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.799 seconds; current allocated memory: 194.297 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 194.298 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 195.475 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 194.715 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 215.138 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 207.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
WARNING: [HLS 200-880] The II Violation in module 'aaa' (loop 'add'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('r_addr_2_write_ln15', aaa.cpp:15) of variable 'add_ln15_1', aaa.cpp:15 on array 'r' and 'load' operation ('r_load', aaa.cpp:15) on array 'r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 208.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 208.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 209.474 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.093 seconds; current allocated memory: 219.524 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 8.107 seconds; current allocated memory: 219.907 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 10.959 seconds; peak allocated memory: 219.524 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.627 seconds; current allocated memory: 191.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete reshaped array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.845 seconds; current allocated memory: 194.376 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 194.377 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 195.690 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 194.889 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 215.420 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 208.350 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 209.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 209.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 210.702 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.53 seconds; current allocated memory: 221.243 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 8.851 seconds; current allocated memory: 221.657 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 11.734 seconds; peak allocated memory: 221.243 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.385 seconds; current allocated memory: 194.515 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 194.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 195.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 195.001 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 215.582 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 208.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 209.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 210.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 211.022 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.852 seconds; current allocated memory: 222.624 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 271.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 10.054 seconds; current allocated memory: 223.194 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.894 seconds; peak allocated memory: 222.624 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 27.073 seconds; current allocated memory: 198.403 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 191.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete reshaped array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.956 seconds; current allocated memory: 194.376 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 194.377 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 195.690 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 194.889 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 215.420 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 208.350 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 209.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 209.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 210.702 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.551 seconds; current allocated memory: 221.243 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.973 seconds; current allocated memory: 221.657 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.838 seconds; peak allocated memory: 221.243 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 191.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete reshaped array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.782 seconds; current allocated memory: 194.376 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 194.377 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 195.690 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 194.889 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 215.420 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 208.350 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 209.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 209.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 210.702 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.522 seconds; current allocated memory: 221.243 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.788 seconds; current allocated memory: 221.657 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.65 seconds; peak allocated memory: 221.243 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.158 seconds; current allocated memory: 197.756 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 191.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] cyclic partitioned array 'a' on dimension 1 with 4 (aaa.cpp:6:62)
INFO: [HLS 214-248] cyclic partitioned array 'b' on dimension 1 with 4 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.552 seconds; current allocated memory: 194.515 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 195.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 195.001 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:9:10)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 215.581 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 208.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 209.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 210.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 211.022 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.395 seconds; current allocated memory: 222.624 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 271.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.455 seconds; current allocated memory: 223.194 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.078 seconds; peak allocated memory: 222.624 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete partitioned array 'a' on dimension 1 (aaa.cpp:6:62)
INFO: [HLS 214-248] complete partitioned array 'b' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.704 seconds; current allocated memory: 194.757 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 194.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 196.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 195.286 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:11:1)...90 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 215.914 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 209.089 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 209.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 210.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 211.252 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.758 seconds; current allocated memory: 221.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 361.93 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 9.268 seconds; current allocated memory: 222.219 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.887 seconds; peak allocated memory: 221.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-10] Analyzing design file 'aaa.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 191.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] complete partitioned array 'a' on dimension 1 (aaa.cpp:6:62)
INFO: [HLS 214-248] complete partitioned array 'b' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 214-248] complete partitioned array 'r' on dimension 1 (aaa.cpp:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.937 seconds; current allocated memory: 194.757 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 194.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 196.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 195.286 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'aaa' (aaa.cpp:11:1)...90 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 215.914 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 209.089 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aaa' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 209.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 210.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aaa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/a_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/b_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_9' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_10' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aaa/r_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aaa' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aaa'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 211.252 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.954 seconds; current allocated memory: 221.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for aaa.
INFO: [VLOG 209-307] Generating Verilog RTL for aaa.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 361.93 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 9.789 seconds; current allocated memory: 222.219 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.548 seconds; peak allocated memory: 221.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name aaa aaa 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/SUM_LOOP 
INFO: [HLS 200-1510] Running: set_directive_pipeline aaa/add 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete aaa b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 aaa r 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 22.09 seconds; current allocated memory: 198.392 MB.
