# CPU-Final-Project--MIPS-CPU-Architecture-Single-Sycle-Datapath-Based
• Design, synthesis and analysis of a simple MIPS compatible CPU with Memory Mapped I\O. The design has executed on Altera Board. • Simulating using ModelSim and Quartos environments and VHDL language.
