Analysis & Elaboration report for tp2_e5_ERV25_grupo2
Sat Jun  7 17:43:53 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated
  6. Source assignments for ram_principal:inst|altsyncram:altsyncram_component|altsyncram_u8p2:auto_generated
  7. Parameter Settings for User Entity Instance: bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: opcode_decode:inst5
  9. Parameter Settings for User Entity Instance: alu:inst17
 10. Parameter Settings for User Entity Instance: operand_build:inst12
 11. Parameter Settings for User Entity Instance: ram_principal:inst|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: immediate_builder:inst4
 13. Parameter Settings for User Entity Instance: address_builder:inst31
 14. altsyncram Parameter Settings by Entity Instance
 15. Analysis & Elaboration Settings
 16. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat Jun  7 17:43:53 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; tp2_e5_ERV25_grupo2                             ;
; Top-level Entity Name              ; tp2_e5_ERV25_grupo2                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------+
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |tp2_e5_ERV25_grupo2|ram_principal:inst                     ; ram_principal.v        ;
; Altera ; LPM_CONSTANT ; 24.1    ; N/A          ; N/A          ; |tp2_e5_ERV25_grupo2|instruction_constant:inst10            ; instruction_constant.v ;
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |tp2_e5_ERV25_grupo2|bht_btb_module:inst11|bht_btb_ram:inst ; bht_btb_ram.v          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for ram_principal:inst|altsyncram:altsyncram_component|altsyncram_u8p2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_c2o1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: opcode_decode:inst5 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                         ;
; I_TYPE         ; 001   ; Unsigned Binary                         ;
; S_TYPE         ; 010   ; Unsigned Binary                         ;
; B_TYPE         ; 011   ; Unsigned Binary                         ;
; U_TYPE         ; 100   ; Unsigned Binary                         ;
; J_TYPE         ; 101   ; Unsigned Binary                         ;
; N_TYPE         ; 111   ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:inst17 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                ;
; I_TYPE         ; 001   ; Unsigned Binary                ;
; S_TYPE         ; 010   ; Unsigned Binary                ;
; B_TYPE         ; 011   ; Unsigned Binary                ;
; U_TYPE         ; 100   ; Unsigned Binary                ;
; J_TYPE         ; 101   ; Unsigned Binary                ;
; N_TYPE         ; 111   ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: operand_build:inst12 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                          ;
; I_TYPE         ; 001   ; Unsigned Binary                          ;
; S_TYPE         ; 010   ; Unsigned Binary                          ;
; B_TYPE         ; 011   ; Unsigned Binary                          ;
; U_TYPE         ; 100   ; Unsigned Binary                          ;
; J_TYPE         ; 101   ; Unsigned Binary                          ;
; N_TYPE         ; 111   ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_principal:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------------+
; Parameter Name                     ; Value                      ; Type                          ;
+------------------------------------+----------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 32                         ; Signed Integer                ;
; WIDTHAD_A                          ; 11                         ; Signed Integer                ;
; NUMWORDS_A                         ; 2048                       ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                       ;
; WIDTH_B                            ; 32                         ; Signed Integer                ;
; WIDTHAD_B                          ; 11                         ; Signed Integer                ;
; NUMWORDS_B                         ; 2048                       ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK0                     ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 4                          ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                       ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                       ;
; INIT_FILE                          ; ../Python/program_word.hex ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                     ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_u8p2            ; Untyped                       ;
+------------------------------------+----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: immediate_builder:inst4 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                             ;
; I_TYPE         ; 001   ; Unsigned Binary                             ;
; S_TYPE         ; 010   ; Unsigned Binary                             ;
; B_TYPE         ; 011   ; Unsigned Binary                             ;
; U_TYPE         ; 100   ; Unsigned Binary                             ;
; J_TYPE         ; 101   ; Unsigned Binary                             ;
; N_TYPE         ; 111   ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: address_builder:inst31 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; R_TYPE         ; 000   ; Unsigned Binary                            ;
; I_TYPE         ; 001   ; Unsigned Binary                            ;
; S_TYPE         ; 010   ; Unsigned Binary                            ;
; B_TYPE         ; 011   ; Unsigned Binary                            ;
; U_TYPE         ; 100   ; Unsigned Binary                            ;
; J_TYPE         ; 101   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                      ;
; Entity Instance                           ; bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                               ;
; Entity Instance                           ; ram_principal:inst|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                              ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE22F17C8L       ;                     ;
; Top-level entity name                                            ; tp2_e5_ERV25_grupo2 ; tp2_e5_ERV25_grupo2 ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Jun  7 17:43:29 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram_principal.v
    Info (12023): Found entity 1: ram_principal File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tp2_e5_erv25_grupo2.bdf
    Info (12023): Found entity 1: tp2_e5_ERV25_grupo2
Info (12021): Found 1 design units, including 1 entities, in source file fetch_unit.v
    Info (12023): Found entity 1: fetch_unit File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/fetch_unit.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file constant0.v
    Info (12023): Found entity 1: constant0_lpm_constant_r09 File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/constant0.v Line: 47
    Info (12023): Found entity 2: constant0 File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/constant0.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file btb.v
    Info (12023): Found entity 1: btb File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/btb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_controller.v
    Info (12023): Found entity 1: bht_btb_controller File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/bht_btb_controller.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_ram.v
    Info (12023): Found entity 1: bht_btb_ram File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_module.bdf
    Info (12023): Found entity 1: bht_btb_module
Info (12021): Found 1 design units, including 1 entities, in source file opcode_decode.v
    Info (12023): Found entity 1: opcode_decode File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/opcode_decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immediate_builder.v
    Info (12023): Found entity 1: immediate_builder File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/immediate_builder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_latch.v
    Info (12023): Found entity 1: decode_latch File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/decode_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_bank.v
    Info (12023): Found entity 1: register_bank File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/register_bank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file op_latch.v
    Info (12023): Found entity 1: op_latch File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/op_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file operand_build.v
    Info (12023): Found entity 1: operand_build File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/operand_build.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file concat_funct.v
    Info (12023): Found entity 1: concat_funct File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/concat_funct.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_latch.v
    Info (12023): Found entity 1: alu_latch File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/alu_latch.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file instruction_constant.v
    Info (12023): Found entity 1: instruction_constant_lpm_constant_139 File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/instruction_constant.v Line: 47
    Info (12023): Found entity 2: instruction_constant File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/instruction_constant.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file tag_latch.v
    Info (12023): Found entity 1: tag_latch File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/tag_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file prediction_module.v
    Info (12023): Found entity 1: prediction_module File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/prediction_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_target_concat.v
    Info (12023): Found entity 1: pc_target_concat File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/pc_target_concat.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bht_btb_wr_data_builder.v
    Info (12023): Found entity 1: bht_btb_wr_data_builder File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/bht_btb_wr_data_builder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_builder.v
    Info (12023): Found entity 1: address_builder File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/address_builder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file next_pc_decision_module.v
    Info (12023): Found entity 1: next_pc_decision_module File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/next_pc_decision_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_result_module.v
    Info (12023): Found entity 1: branch_result_module File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/branch_result_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_control.v
    Info (12023): Found entity 1: pipeline_control File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/pipeline_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_latch.v
    Info (12023): Found entity 1: mem_latch File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/mem_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file address_latch.v
    Info (12023): Found entity 1: address_latch File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/address_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file store_data_module.v
    Info (12023): Found entity 1: store_data_module File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/store_data_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file load_data_module.v
    Info (12023): Found entity 1: load_data_module File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/load_data_module.v Line: 1
Info (12127): Elaborating entity "tp2_e5_ERV25_grupo2" for the top level hierarchy
Info (12128): Elaborating entity "next_pc_decision_module" for hierarchy "next_pc_decision_module:inst9"
Info (12128): Elaborating entity "branch_result_module" for hierarchy "branch_result_module:inst8"
Info (12128): Elaborating entity "address_latch" for hierarchy "address_latch:inst29"
Info (12128): Elaborating entity "decode_latch" for hierarchy "decode_latch:inst1"
Info (12128): Elaborating entity "bht_btb_module" for hierarchy "bht_btb_module:inst11"
Info (12128): Elaborating entity "prediction_module" for hierarchy "bht_btb_module:inst11|prediction_module:inst3"
Info (12128): Elaborating entity "bht_btb_ram" for hierarchy "bht_btb_module:inst11|bht_btb_ram:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component" File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v Line: 89
Info (12130): Elaborated megafunction instantiation "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component" File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v Line: 89
Info (12133): Instantiated megafunction "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2o1.tdf
    Info (12023): Found entity 1: altsyncram_c2o1 File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c2o1" for hierarchy "bht_btb_module:inst11|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "bht_btb_wr_data_builder" for hierarchy "bht_btb_module:inst11|bht_btb_wr_data_builder:inst4"
Info (12128): Elaborating entity "tag_latch" for hierarchy "bht_btb_module:inst11|tag_latch:inst2"
Info (12128): Elaborating entity "pc_target_concat" for hierarchy "bht_btb_module:inst11|pc_target_concat:inst5"
Info (12128): Elaborating entity "fetch_unit" for hierarchy "fetch_unit:inst3"
Info (12128): Elaborating entity "pipeline_control" for hierarchy "pipeline_control:inst2"
Info (12128): Elaborating entity "opcode_decode" for hierarchy "opcode_decode:inst5"
Info (12128): Elaborating entity "op_latch" for hierarchy "op_latch:inst16"
Info (12128): Elaborating entity "register_bank" for hierarchy "register_bank:inst28"
Info (12128): Elaborating entity "alu_latch" for hierarchy "alu_latch:inst18"
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst17"
Info (12128): Elaborating entity "operand_build" for hierarchy "operand_build:inst12"
Info (12128): Elaborating entity "mem_latch" for hierarchy "mem_latch:inst35"
Info (12128): Elaborating entity "load_data_module" for hierarchy "load_data_module:inst32"
Info (12128): Elaborating entity "ram_principal" for hierarchy "ram_principal:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component" File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 101
Info (12130): Elaborated megafunction instantiation "ram_principal:inst|altsyncram:altsyncram_component" File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 101
Info (12133): Instantiated megafunction "ram_principal:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../Python/program_word.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8p2.tdf
    Info (12023): Found entity 1: altsyncram_u8p2 File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/db/altsyncram_u8p2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u8p2" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_u8p2:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "store_data_module" for hierarchy "store_data_module:inst30"
Info (12128): Elaborating entity "immediate_builder" for hierarchy "immediate_builder:inst4"
Info (12128): Elaborating entity "address_builder" for hierarchy "address_builder:inst31"
Info (12128): Elaborating entity "instruction_constant" for hierarchy "instruction_constant:inst10"
Info (12128): Elaborating entity "instruction_constant_lpm_constant_139" for hierarchy "instruction_constant:inst10|instruction_constant_lpm_constant_139:instruction_constant_lpm_constant_139_component" File: C:/Users/agust/Documents/electro_5_tps/TP2/Quartus_project/instruction_constant.v Line: 71
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4767 megabytes
    Info: Processing ended: Sat Jun  7 17:43:53 2025
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:34


