// Seed: 4141127673
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output logic id_6
);
  assign id_5 = 1 & id_0;
  logic id_7;
  type_12(
      1, (id_0) ^ 1, id_6
  );
endmodule
