#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 17 09:17:38 2024
# Process ID: 10140
# Current directory: D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.runs/synth_1
# Command line: vivado.exe -log tb_uart.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_uart.tcl
# Log file: D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.runs/synth_1/tb_uart.vds
# Journal file: D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tb_uart.tcl -notrace
Command: synth_design -top tb_uart -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.504 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_uart' [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/imports/new/tb_uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:30]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (1#1) [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:30]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:63]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:124]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (2#1) [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:63]
INFO: [Synth 8-6155] done synthesizing module 'uart' (3#1) [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:3]
WARNING: [Synth 8-85] always block has no event control specified [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/imports/new/tb_uart.v:21]
INFO: [Synth 8-6155] done synthesizing module 'tb_uart' (4#1) [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/imports/new/tb_uart.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1105.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.504 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.504 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1105.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'txd'. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1126.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1126.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.695 ; gain = 21.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.695 ; gain = 21.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1126.695 ; gain = 21.191
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                   START |                               01 |                             0001
                    DATA |                               10 |                             0010
                    STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'i_reg' [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'r_data_reg' [D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.srcs/sources_1/new/uart.v:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.695 ; gain = 21.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.695 ; gain = 21.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1137.848 ; gain = 32.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1137.848 ; gain = 32.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.953 ; gain = 51.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.711 ; gain = 56.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.711 ; gain = 56.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.711 ; gain = 56.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.711 ; gain = 56.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.711 ; gain = 56.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.711 ; gain = 56.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.711 ; gain = 56.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.711 ; gain = 35.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.711 ; gain = 56.207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1184.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1184.039 ; gain = 78.535
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/240516_UART_HW/240516_UART_HW.runs/synth_1/tb_uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_uart_utilization_synth.rpt -pb tb_uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 09:18:02 2024...
