<stg><name>calcHelix</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="39" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_f_3" val="1"/>
</and_exp><and_exp><literal name="and_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln40" val="0"/>
<literal name="guard_variable_for_f_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="44" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %LRHLS_stubMap_size_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_stubMap_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %LRHLS_HTParameter_p = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_phiT_read)

]]></Node>
<StgValue><ssdm name="LRHLS_HTParameter_p"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %LRHLS_HTParameter_q = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_qOverPt_read)

]]></Node>
<StgValue><ssdm name="LRHLS_HTParameter_q"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %LRHLS_settings_chos = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_settings_chosenRofPhi_read)

]]></Node>
<StgValue><ssdm name="LRHLS_settings_chos"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_begin_0_rec = phi i32 [ 0, %0 ], [ %add_ln106, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="p_begin_0_rec"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:1  %zext_ln106 = zext i32 %p_begin_0_rec to i64

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="32">
<![CDATA[
:2  %trunc_ln106 = trunc i32 %p_begin_0_rec to i6

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:3  %p_cast3 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln106, i4 0)

]]></Node>
<StgValue><ssdm name="p_cast3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln106 = icmp eq i32 %p_begin_0_rec, %LRHLS_stubMap_size_s

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln106 = add i32 1, %p_begin_0_rec

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln106, label %4, label %2

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %LRHLS_stubMap_data_s = getelementptr [30 x i32]* %LRHLS_stubMap_data_second_size_s, i64 0, i64 %zext_ln106

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="5">
<![CDATA[
:1  %LRHLS_stubMap_data_57 = load i32* %LRHLS_stubMap_data_s, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_57"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="5">
<![CDATA[
:1  %LRHLS_stubMap_data_57 = load i32* %LRHLS_stubMap_data_s, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_57"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln162 = icmp eq i32 %LRHLS_stubMap_data_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln162, label %._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %p_begin2_0_rec = phi i32 [ %add_ln111, %"deltaPhiHLS<float>.exit_ifconv" ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_begin2_0_rec"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32">
<![CDATA[
.preheader:1  %empty = trunc i32 %p_begin2_0_rec to i10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %empty_20 = add i10 %p_cast3, %empty

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="10">
<![CDATA[
.preheader:3  %p_cast = zext i10 %empty_20 to i64

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:4  %LRHLS_stubMap_data_58 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_r_s, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_58"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:5  %LRHLS_stubMap_data_59 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_59"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:6  %icmp_ln111 = icmp eq i32 %p_begin2_0_rec, %LRHLS_stubMap_data_57

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:7  %add_ln111 = add i32 1, %p_begin2_0_rec

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %icmp_ln111, label %._crit_edge.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:0  %LRHLS_stubMap_data_60 = load float* %LRHLS_stubMap_data_58, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_60"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:2  %LRHLS_stubMap_data_61 = load float* %LRHLS_stubMap_data_59, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_61"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:0  %LRHLS_stubMap_data_60 = load float* %LRHLS_stubMap_data_58, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_60"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:2  %LRHLS_stubMap_data_61 = load float* %LRHLS_stubMap_data_59, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_61"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="87" st_id="11" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="89" st_id="12" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="91" st_id="13" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="93" st_id="14" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="95" st_id="15" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="97" st_id="16" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %pos_RPhi = fsub float %LRHLS_stubMap_data_60, %LRHLS_settings_chos

]]></Node>
<StgValue><ssdm name="pos_RPhi"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %tmp_s = fsub float %LRHLS_stubMap_data_61, %LRHLS_HTParameter_p

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="99" st_id="17" stage="6" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_14 = fmul float %pos_RPhi, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="100" st_id="18" stage="5" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_14 = fmul float %pos_RPhi, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="101" st_id="19" stage="4" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_14 = fmul float %pos_RPhi, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="102" st_id="20" stage="3" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_14 = fmul float %pos_RPhi, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="103" st_id="21" stage="2" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_14 = fmul float %pos_RPhi, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="104" st_id="22" stage="1" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %tmp_14 = fmul float %pos_RPhi, %LRHLS_HTParameter_q

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="105" st_id="23" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="106" st_id="24" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="107" st_id="25" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="108" st_id="26" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="109" st_id="27" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="110" st_id="28" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="111" st_id="29" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="112" st_id="30" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="113" st_id="31" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="114" st_id="32" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %phi1_assign = fsub float %tmp_s, %tmp_14

]]></Node>
<StgValue><ssdm name="phi1_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="115" st_id="33" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_19 = fcmp olt float %phi1_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="116" st_id="34" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_19 = fcmp olt float %phi1_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="117" st_id="35" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_19 = fcmp olt float %phi1_assign, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="118" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:6  %bitcast_ln32 = bitcast float %phi1_assign to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="119" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:8  %trunc_ln32 = trunc i32 %bitcast_ln32 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="121" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9  %icmp_ln32 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="122" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:10  %icmp_ln32_8 = icmp eq i23 %trunc_ln32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln32_8"/></StgValue>
</operation>

<operation id="123" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %or_ln32 = or i1 %icmp_ln32_8, %icmp_ln32

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="124" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %and_ln32 = and i1 %or_ln32, %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="125" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %xor_ln33 = xor i32 %bitcast_ln32, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln33"/></StgValue>
</operation>

<operation id="126" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %bitcast_ln33 = bitcast i32 %xor_ln33 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="127" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %select_ln32 = select i1 %and_ln32, float %bitcast_ln33, float %phi1_assign

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="128" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %bitcast_ln40 = bitcast float %select_ln32 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="129" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln40, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="130" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:19  %trunc_ln40 = trunc i32 %bitcast_ln40 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="131" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:20  %icmp_ln40 = icmp ne i8 %tmp_20, -1

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="132" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:21  %icmp_ln40_3 = icmp eq i23 %trunc_ln40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln40_3"/></StgValue>
</operation>

<operation id="133" st_id="37" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %tmp_21 = fcmp ole float %select_ln32, 0x400921FB60000000

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="134" st_id="38" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %tmp_21 = fcmp ole float %select_ln32, 0x400921FB60000000

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="135" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %or_ln40 = or i1 %icmp_ln40_3, %icmp_ln40

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="136" st_id="39" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %tmp_21 = fcmp ole float %select_ln32, 0x400921FB60000000

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="137" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %and_ln40 = and i1 %or_ln40, %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln40"/></StgValue>
</operation>

<operation id="138" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:25  br i1 %and_ln40, label %"deltaPhiHLS<float>.exit_ifconv", label %3

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="139" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1">
<![CDATA[
:0  %guard_variable_for_f_3 = load i1* @guard_variable_for_f, align 1

]]></Node>
<StgValue><ssdm name="guard_variable_for_f_3"/></StgValue>
</operation>

<operation id="140" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %guard_variable_for_f_3, label %._crit_edge1.i.i, label %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="141" st_id="39" stage="6" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln40" val="0"/>
<literal name="guard_variable_for_f_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_2_i_i_i_i = fmul float %phi1_assign, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>

<operation id="142" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln40" val="0"/>
<literal name="guard_variable_for_f_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:2  store i1 true, i1* @guard_variable_for_f, align 1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="143" st_id="40" stage="5" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_2_i_i_i_i = fmul float %phi1_assign, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="144" st_id="41" stage="4" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_2_i_i_i_i = fmul float %phi1_assign, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="145" st_id="42" stage="3" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_2_i_i_i_i = fmul float %phi1_assign, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="146" st_id="43" stage="2" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_2_i_i_i_i = fmul float %phi1_assign, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="147" st_id="44" stage="1" lat="6">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln40" val="0"/>
<literal name="guard_variable_for_f_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0  %tmp_2_i_i_i_i = fmul float %phi1_assign, 0x3FC45F3060000000

]]></Node>
<StgValue><ssdm name="tmp_2_i_i_i_i"/></StgValue>
</operation>

<operation id="148" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln40" val="0"/>
<literal name="guard_variable_for_f_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:1  store float %tmp_2_i_i_i_i, float* @n, align 4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="149" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln40" val="0"/>
<literal name="guard_variable_for_f_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:3  br label %._crit_edge1.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="150" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i.i:0  br label %"deltaPhiHLS<float>.exit_ifconv"

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="151" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
deltaPhiHLS<float>.exit_ifconv:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
