<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_A.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab_A_Verilog.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab_A_Verilog.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab_A_Verilog.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab_A_Verilog.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab_A_Verilog.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab_A_Verilog.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab_A_Verilog.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab_A_Verilog.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab_A_Verilog.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab_A_Verilog.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab_A_Verilog.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab_A_Verilog.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab_A_Verilog.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab_A_Verilog.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab_A_Verilog.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab_A_Verilog.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab_A_Verilog.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab_A_Verilog.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab_A_Verilog.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab_A_Verilog_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab_A_Verilog_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab_A_Verilog_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab_A_Verilog_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab_A_Verilog_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_A_Verilog_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_A_Verilog_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab_A_Verilog_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab_A_Verilog_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_A_Verilog_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab_A_Verilog_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab_A_Verilog_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab_A_Verilog_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_A_Verilog_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab_Aschematic.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab_Aschematic.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Lab_Aschematic.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab_Aschematic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab_Aschematic.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab_Aschematic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab_Aschematic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab_Aschematic.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab_Aschematic.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab_Aschematic.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab_Aschematic.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab_Aschematic.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab_Aschematic.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab_Aschematic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab_Aschematic.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab_Aschematic.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab_Aschematic.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab_Aschematic.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Lab_Aschematic.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab_Aschematic.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab_Aschematic.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lab_Aschematic_Lab_Aschematic_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab_Aschematic_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab_Aschematic_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab_Aschematic_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab_Aschematic_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab_Aschematic_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_Aschematic_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_Aschematic_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab_Aschematic_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab_Aschematic_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_Aschematic_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab_Aschematic_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab_Aschematic_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab_Aschematic_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab_Aschematic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Lab_A_Execise1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Lab_A_Exercise2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Lab_A_Exercise3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Lab_A_Exercise3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_Lab_A_Exercise3_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Lab_A_Verilog_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1442474017" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1442474017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442477998" xil_pn:in_ck="7040753591377659382" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1442477998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_A_Exercise1.v"/>
      <outfile xil_pn:name="Lab_A_Exercise2.v"/>
      <outfile xil_pn:name="Lab_A_Exercise3.v"/>
      <outfile xil_pn:name="Lab_A_Verilog.v"/>
      <outfile xil_pn:name="tb_Lab_A_Execise1.v"/>
      <outfile xil_pn:name="tb_Lab_A_Exercise2.v"/>
      <outfile xil_pn:name="tb_Lab_A_Exercise3.v"/>
      <outfile xil_pn:name="tb_Lab_A_Schematic.v"/>
      <outfile xil_pn:name="tb_Lab_A_Verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1442908647" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2612619102935756741" xil_pn:start_ts="1442908647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442908649" xil_pn:in_ck="-8562469251212474228" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="180939604694862179" xil_pn:start_ts="1442908647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_Aschematic.vf"/>
    </transform>
    <transform xil_pn:end_ts="1442476901" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3339746799732846062" xil_pn:start_ts="1442476901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442478000" xil_pn:in_ck="8535248792028094208" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1442478000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_A_Exercise1.v"/>
      <outfile xil_pn:name="Lab_A_Exercise2.v"/>
      <outfile xil_pn:name="Lab_A_Exercise3.v"/>
      <outfile xil_pn:name="Lab_A_Verilog.v"/>
      <outfile xil_pn:name="Lab_Aschematic.vf"/>
      <outfile xil_pn:name="tb_Lab_A_Execise1.v"/>
      <outfile xil_pn:name="tb_Lab_A_Exercise2.v"/>
      <outfile xil_pn:name="tb_Lab_A_Exercise3.v"/>
      <outfile xil_pn:name="tb_Lab_A_Schematic.v"/>
      <outfile xil_pn:name="tb_Lab_A_Verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1442908651" xil_pn:in_ck="8535248792028094208" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4036260703932001305" xil_pn:start_ts="1442908649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Lab_A_Exercise3_beh.prj"/>
      <outfile xil_pn:name="tb_Lab_A_Exercise3_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1442908651" xil_pn:in_ck="1536625550304956172" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1372301818122201700" xil_pn:start_ts="1442908651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_Lab_A_Exercise3_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1442474185" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1442474184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442904294" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5473731607352282843" xil_pn:start_ts="1442904294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442904294" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3339746799732846062" xil_pn:start_ts="1442904294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442474186" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1442474186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442904294" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6969804856484692541" xil_pn:start_ts="1442904294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442474186" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1442474186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442904294" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8333643564545179656" xil_pn:start_ts="1442904294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442904307" xil_pn:in_ck="348063161825299080" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4746438017704640715" xil_pn:start_ts="1442904294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab_A_Verilog.lso"/>
      <outfile xil_pn:name="Lab_A_Verilog.ngc"/>
      <outfile xil_pn:name="Lab_A_Verilog.ngr"/>
      <outfile xil_pn:name="Lab_A_Verilog.prj"/>
      <outfile xil_pn:name="Lab_A_Verilog.stx"/>
      <outfile xil_pn:name="Lab_A_Verilog.syr"/>
      <outfile xil_pn:name="Lab_A_Verilog.xst"/>
      <outfile xil_pn:name="Lab_A_Verilog_xst.xrpt"/>
      <outfile xil_pn:name="Lab_Aschematic.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1442904309" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5674111831103503000" xil_pn:start_ts="1442904309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442904319" xil_pn:in_ck="7779338315647029106" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7713790566982778975" xil_pn:start_ts="1442904309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_A_Verilog.bld"/>
      <outfile xil_pn:name="Lab_A_Verilog.ngd"/>
      <outfile xil_pn:name="Lab_A_Verilog_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442904345" xil_pn:in_ck="-7486629786872941132" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-4888081629376431016" xil_pn:start_ts="1442904319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_A_Verilog.pcf"/>
      <outfile xil_pn:name="Lab_A_Verilog_map.map"/>
      <outfile xil_pn:name="Lab_A_Verilog_map.mrp"/>
      <outfile xil_pn:name="Lab_A_Verilog_map.ncd"/>
      <outfile xil_pn:name="Lab_A_Verilog_map.ngm"/>
      <outfile xil_pn:name="Lab_A_Verilog_map.xrpt"/>
      <outfile xil_pn:name="Lab_A_Verilog_summary.xml"/>
      <outfile xil_pn:name="Lab_A_Verilog_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442904376" xil_pn:in_ck="-2782635295956271834" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1442904345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_A_Verilog.ncd"/>
      <outfile xil_pn:name="Lab_A_Verilog.pad"/>
      <outfile xil_pn:name="Lab_A_Verilog.par"/>
      <outfile xil_pn:name="Lab_A_Verilog.ptwx"/>
      <outfile xil_pn:name="Lab_A_Verilog.unroutes"/>
      <outfile xil_pn:name="Lab_A_Verilog.xpi"/>
      <outfile xil_pn:name="Lab_A_Verilog_pad.csv"/>
      <outfile xil_pn:name="Lab_A_Verilog_pad.txt"/>
      <outfile xil_pn:name="Lab_A_Verilog_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442904376" xil_pn:in_ck="-3073944288577995860" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1442904364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab_A_Verilog.twr"/>
      <outfile xil_pn:name="Lab_A_Verilog.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
