 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : mem_system
Version: B-2008.09-SP3
Date   : Wed Apr 20 23:00:46 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U62/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U77/Y (AND2X2)                                 0.03       0.86 f
  cache/c0/U82/Y (OR2X2)                                  0.04       0.90 f
  cache/c0/U74/Y (INVX8)                                  0.02       0.92 r
  cache/c0/mem_w3/write (memc_Size16_4)                   0.00       0.92 r
  cache/c0/mem_w3/U234/Y (OR2X2)                          0.04       0.96 r
  cache/c0/mem_w3/U235/Y (INVX1)                          0.02       0.97 f
  cache/c0/mem_w3/data_out<10> (memc_Size16_4)            0.00       0.97 f
  cache/c0/U32/Y (AOI22X1)                                0.04       1.01 r
  cache/c0/U31/Y (BUFX2)                                  0.04       1.05 r
  cache/c0/U37/Y (AND2X2)                                 0.03       1.08 r
  cache/c0/U38/Y (INVX1)                                  0.01       1.09 f
  cache/c0/data_out<10> (cache_cache_id0)                 0.00       1.09 f
  cache/U14/Y (AND2X2)                                    0.03       1.13 f
  cache/U13/Y (INVX1)                                     0.00       1.12 r
  cache/U16/Y (AND2X2)                                    0.03       1.15 r
  cache/U17/Y (INVX1)                                     0.01       1.17 f
  cache/data_out<10> (cache2way_mem_type0)                0.00       1.17 f
  U211/Y (BUFX2)                                          0.04       1.20 f
  mem/data_in<10> (four_bank_mem)                         0.00       1.20 f
  mem/m0/data_in<10> (final_memory_3)                     0.00       1.20 f
  mem/m0/reg1[10]/d (dff_179)                             0.00       1.20 f
  mem/m0/reg1[10]/U4/Y (AND2X2)                           0.03       1.24 f
  mem/m0/reg1[10]/state_reg/D (DFFPOSX1)                  0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[10]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U62/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U77/Y (AND2X2)                                 0.03       0.86 f
  cache/c0/U82/Y (OR2X2)                                  0.04       0.90 f
  cache/c0/U74/Y (INVX8)                                  0.02       0.92 r
  cache/c0/mem_w3/write (memc_Size16_4)                   0.00       0.92 r
  cache/c0/mem_w3/U234/Y (OR2X2)                          0.04       0.96 r
  cache/c0/mem_w3/U235/Y (INVX1)                          0.02       0.97 f
  cache/c0/mem_w3/data_out<10> (memc_Size16_4)            0.00       0.97 f
  cache/c0/U32/Y (AOI22X1)                                0.04       1.01 r
  cache/c0/U31/Y (BUFX2)                                  0.04       1.05 r
  cache/c0/U37/Y (AND2X2)                                 0.03       1.08 r
  cache/c0/U38/Y (INVX1)                                  0.01       1.09 f
  cache/c0/data_out<10> (cache_cache_id0)                 0.00       1.09 f
  cache/U14/Y (AND2X2)                                    0.03       1.13 f
  cache/U13/Y (INVX1)                                     0.00       1.12 r
  cache/U16/Y (AND2X2)                                    0.03       1.15 r
  cache/U17/Y (INVX1)                                     0.01       1.17 f
  cache/data_out<10> (cache2way_mem_type0)                0.00       1.17 f
  U211/Y (BUFX2)                                          0.04       1.20 f
  mem/data_in<10> (four_bank_mem)                         0.00       1.20 f
  mem/m1/data_in<10> (final_memory_2)                     0.00       1.20 f
  mem/m1/reg1[10]/d (dff_127)                             0.00       1.20 f
  mem/m1/reg1[10]/U4/Y (AND2X2)                           0.03       1.24 f
  mem/m1/reg1[10]/state_reg/D (DFFPOSX1)                  0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[10]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U62/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U77/Y (AND2X2)                                 0.03       0.86 f
  cache/c0/U82/Y (OR2X2)                                  0.04       0.90 f
  cache/c0/U74/Y (INVX8)                                  0.02       0.92 r
  cache/c0/mem_w3/write (memc_Size16_4)                   0.00       0.92 r
  cache/c0/mem_w3/U234/Y (OR2X2)                          0.04       0.96 r
  cache/c0/mem_w3/U235/Y (INVX1)                          0.02       0.97 f
  cache/c0/mem_w3/data_out<10> (memc_Size16_4)            0.00       0.97 f
  cache/c0/U32/Y (AOI22X1)                                0.04       1.01 r
  cache/c0/U31/Y (BUFX2)                                  0.04       1.05 r
  cache/c0/U37/Y (AND2X2)                                 0.03       1.08 r
  cache/c0/U38/Y (INVX1)                                  0.01       1.09 f
  cache/c0/data_out<10> (cache_cache_id0)                 0.00       1.09 f
  cache/U14/Y (AND2X2)                                    0.03       1.13 f
  cache/U13/Y (INVX1)                                     0.00       1.12 r
  cache/U16/Y (AND2X2)                                    0.03       1.15 r
  cache/U17/Y (INVX1)                                     0.01       1.17 f
  cache/data_out<10> (cache2way_mem_type0)                0.00       1.17 f
  U211/Y (BUFX2)                                          0.04       1.20 f
  mem/data_in<10> (four_bank_mem)                         0.00       1.20 f
  mem/m2/data_in<10> (final_memory_1)                     0.00       1.20 f
  mem/m2/reg1[10]/d (dff_76)                              0.00       1.20 f
  mem/m2/reg1[10]/U4/Y (AND2X2)                           0.03       1.24 f
  mem/m2/reg1[10]/state_reg/D (DFFPOSX1)                  0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[10]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U62/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U77/Y (AND2X2)                                 0.03       0.86 f
  cache/c0/U82/Y (OR2X2)                                  0.04       0.90 f
  cache/c0/U74/Y (INVX8)                                  0.02       0.92 r
  cache/c0/mem_w3/write (memc_Size16_4)                   0.00       0.92 r
  cache/c0/mem_w3/U234/Y (OR2X2)                          0.04       0.96 r
  cache/c0/mem_w3/U235/Y (INVX1)                          0.02       0.97 f
  cache/c0/mem_w3/data_out<10> (memc_Size16_4)            0.00       0.97 f
  cache/c0/U32/Y (AOI22X1)                                0.04       1.01 r
  cache/c0/U31/Y (BUFX2)                                  0.04       1.05 r
  cache/c0/U37/Y (AND2X2)                                 0.03       1.08 r
  cache/c0/U38/Y (INVX1)                                  0.01       1.09 f
  cache/c0/data_out<10> (cache_cache_id0)                 0.00       1.09 f
  cache/U14/Y (AND2X2)                                    0.03       1.13 f
  cache/U13/Y (INVX1)                                     0.00       1.12 r
  cache/U16/Y (AND2X2)                                    0.03       1.15 r
  cache/U17/Y (INVX1)                                     0.01       1.17 f
  cache/data_out<10> (cache2way_mem_type0)                0.00       1.17 f
  U211/Y (BUFX2)                                          0.04       1.20 f
  mem/data_in<10> (four_bank_mem)                         0.00       1.20 f
  mem/m3/data_in<10> (final_memory_0)                     0.00       1.20 f
  mem/m3/reg1[10]/d (dff_25)                              0.00       1.20 f
  mem/m3/reg1[10]/U4/Y (AND2X2)                           0.03       1.24 f
  mem/m3/reg1[10]/state_reg/D (DFFPOSX1)                  0.00       1.24 f
  data arrival time                                                  1.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[10]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<6> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.04       0.61 r
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 f
  cache/c0/U30/Y (AND2X2)                                 0.04       0.69 f
  cache/c0/U51/Y (AND2X2)                                 0.04       0.72 f
  cache/c0/hit (cache_cache_id0)                          0.00       0.72 f
  cache/U40/Y (AOI22X1)                                   0.02       0.75 r
  cache/U11/Y (OR2X2)                                     0.04       0.79 r
  cache/U10/Y (INVX1)                                     0.02       0.81 f
  cache/c0/write (cache_cache_id0)                        0.00       0.81 f
  cache/c0/U56/Y (AND2X2)                                 0.04       0.85 f
  cache/c0/U62/Y (INVX1)                                  0.00       0.84 r
  cache/c0/U77/Y (AND2X2)                                 0.03       0.88 r
  cache/c0/U82/Y (OR2X2)                                  0.05       0.93 r
  cache/c0/U74/Y (INVX8)                                  0.03       0.95 f
  cache/c0/mem_w3/write (memc_Size16_4)                   0.00       0.95 f
  cache/c0/mem_w3/U162/Y (INVX1)                          0.01       0.96 r
  cache/c0/mem_w3/U149/Y (AND2X2)                         0.03       1.00 r
  cache/c0/mem_w3/data_out<6> (memc_Size16_4)             0.00       1.00 r
  cache/c0/U178/Y (AND2X2)                                0.03       1.03 r
  cache/c0/U137/Y (OR2X2)                                 0.04       1.07 r
  cache/c0/U138/Y (INVX1)                                 0.01       1.09 f
  cache/c0/U95/Y (AND2X2)                                 0.03       1.12 f
  cache/c0/U96/Y (INVX1)                                  0.00       1.11 r
  cache/c0/data_out<6> (cache_cache_id0)                  0.00       1.11 r
  cache/U110/Y (AND2X2)                                   0.03       1.14 r
  cache/U111/Y (INVX1)                                    0.01       1.16 f
  cache/U47/Y (AND2X2)                                    0.04       1.20 f
  cache/U48/Y (INVX1)                                     0.00       1.19 r
  cache/data_out<6> (cache2way_mem_type0)                 0.00       1.19 r
  DataOut<6> (out)                                        0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<14>
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.04       0.61 r
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 f
  cache/c0/U30/Y (AND2X2)                                 0.04       0.69 f
  cache/c0/U51/Y (AND2X2)                                 0.04       0.72 f
  cache/c0/hit (cache_cache_id0)                          0.00       0.72 f
  cache/U40/Y (AOI22X1)                                   0.02       0.75 r
  cache/U11/Y (OR2X2)                                     0.04       0.79 r
  cache/U10/Y (INVX1)                                     0.02       0.81 f
  cache/c0/write (cache_cache_id0)                        0.00       0.81 f
  cache/c0/U56/Y (AND2X2)                                 0.04       0.85 f
  cache/c0/U62/Y (INVX1)                                  0.00       0.84 r
  cache/c0/U77/Y (AND2X2)                                 0.03       0.88 r
  cache/c0/U82/Y (OR2X2)                                  0.05       0.93 r
  cache/c0/U74/Y (INVX8)                                  0.03       0.95 f
  cache/c0/mem_w3/write (memc_Size16_4)                   0.00       0.95 f
  cache/c0/mem_w3/U160/Y (INVX1)                          0.01       0.96 r
  cache/c0/mem_w3/U150/Y (AND2X2)                         0.03       1.00 r
  cache/c0/mem_w3/data_out<14> (memc_Size16_4)            0.00       1.00 r
  cache/c0/U205/Y (AND2X2)                                0.03       1.03 r
  cache/c0/U146/Y (OR2X2)                                 0.04       1.07 r
  cache/c0/U147/Y (INVX1)                                 0.01       1.09 f
  cache/c0/U103/Y (AND2X2)                                0.03       1.12 f
  cache/c0/U104/Y (INVX1)                                 0.00       1.11 r
  cache/c0/data_out<14> (cache_cache_id0)                 0.00       1.11 r
  cache/U119/Y (AND2X2)                                   0.03       1.14 r
  cache/U120/Y (INVX1)                                    0.01       1.16 f
  cache/U55/Y (AND2X2)                                    0.04       1.20 f
  cache/U56/Y (INVX1)                                     0.00       1.19 r
  cache/data_out<14> (cache2way_mem_type0)                0.00       1.19 r
  DataOut<14> (out)                                       0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<15>
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.04       0.61 r
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 f
  cache/c0/U30/Y (AND2X2)                                 0.04       0.69 f
  cache/c0/U51/Y (AND2X2)                                 0.04       0.72 f
  cache/c0/hit (cache_cache_id0)                          0.00       0.72 f
  cache/U40/Y (AOI22X1)                                   0.02       0.75 r
  cache/U11/Y (OR2X2)                                     0.04       0.79 r
  cache/U10/Y (INVX1)                                     0.02       0.81 f
  cache/c0/write (cache_cache_id0)                        0.00       0.81 f
  cache/c0/U163/Y (INVX1)                                 0.00       0.81 r
  cache/c0/U157/Y (INVX1)                                 0.02       0.82 f
  cache/c0/U75/Y (BUFX2)                                  0.04       0.86 f
  cache/c0/U26/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U170/Y (NOR3X1)                                0.03       0.94 r
  cache/c0/U70/Y (INVX2)                                  0.03       0.97 f
  cache/c0/U36/Y (INVX8)                                  0.03       1.00 r
  cache/c0/U206/Y (AND2X2)                                0.03       1.03 r
  cache/c0/U148/Y (OR2X2)                                 0.04       1.07 r
  cache/c0/U149/Y (INVX1)                                 0.01       1.08 f
  cache/c0/U105/Y (AND2X2)                                0.03       1.12 f
  cache/c0/U106/Y (INVX1)                                 0.00       1.11 r
  cache/c0/data_out<15> (cache_cache_id0)                 0.00       1.11 r
  cache/U121/Y (AND2X2)                                   0.03       1.14 r
  cache/U122/Y (INVX1)                                    0.01       1.16 f
  cache/U57/Y (AND2X2)                                    0.04       1.20 f
  cache/U58/Y (INVX1)                                     0.00       1.19 r
  cache/data_out<15> (cache2way_mem_type0)                0.00       1.19 r
  DataOut<15> (out)                                       0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<12>
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.04       0.61 r
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 f
  cache/c0/U30/Y (AND2X2)                                 0.04       0.69 f
  cache/c0/U51/Y (AND2X2)                                 0.04       0.72 f
  cache/c0/hit (cache_cache_id0)                          0.00       0.72 f
  cache/U40/Y (AOI22X1)                                   0.02       0.75 r
  cache/U11/Y (OR2X2)                                     0.04       0.79 r
  cache/U10/Y (INVX1)                                     0.02       0.81 f
  cache/c0/write (cache_cache_id0)                        0.00       0.81 f
  cache/c0/U56/Y (AND2X2)                                 0.04       0.85 f
  cache/c0/U62/Y (INVX1)                                  0.00       0.84 r
  cache/c0/U77/Y (AND2X2)                                 0.03       0.88 r
  cache/c0/U82/Y (OR2X2)                                  0.05       0.93 r
  cache/c0/U74/Y (INVX8)                                  0.03       0.95 f
  cache/c0/mem_w3/write (memc_Size16_4)                   0.00       0.95 f
  cache/c0/mem_w3/U162/Y (INVX1)                          0.01       0.96 r
  cache/c0/mem_w3/U148/Y (AND2X2)                         0.03       1.00 r
  cache/c0/mem_w3/data_out<12> (memc_Size16_4)            0.00       1.00 r
  cache/c0/U201/Y (AND2X2)                                0.03       1.03 r
  cache/c0/U143/Y (OR2X2)                                 0.04       1.07 r
  cache/c0/U144/Y (INVX1)                                 0.01       1.09 f
  cache/c0/U101/Y (AND2X2)                                0.03       1.12 f
  cache/c0/U102/Y (INVX1)                                 0.00       1.11 r
  cache/c0/data_out<12> (cache_cache_id0)                 0.00       1.11 r
  cache/U118/Y (AND2X2)                                   0.03       1.15 r
  cache/U30/Y (OR2X2)                                     0.04       1.19 r
  cache/data_out<12> (cache2way_mem_type0)                0.00       1.19 r
  DataOut<12> (out)                                       0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U476/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U477/Y (INVX1)                          0.01       0.98 f
  cache/c0/mem_w2/data_out<15> (memc_Size16_5)            0.00       0.98 f
  cache/c0/U206/Y (AND2X2)                                0.03       1.01 f
  cache/c0/U148/Y (OR2X2)                                 0.04       1.06 f
  cache/c0/U149/Y (INVX1)                                 0.00       1.05 r
  cache/c0/U105/Y (AND2X2)                                0.03       1.09 r
  cache/c0/U106/Y (INVX1)                                 0.01       1.10 f
  cache/c0/data_out<15> (cache_cache_id0)                 0.00       1.10 f
  cache/U121/Y (AND2X2)                                   0.03       1.13 f
  cache/U122/Y (INVX1)                                    0.00       1.13 r
  cache/U57/Y (AND2X2)                                    0.03       1.16 r
  cache/U58/Y (INVX1)                                     0.01       1.17 f
  cache/data_out<15> (cache2way_mem_type0)                0.00       1.17 f
  U320/Y (INVX1)                                          0.00       1.17 r
  U321/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<15> (four_bank_mem)                         0.00       1.20 f
  mem/m0/data_in<15> (final_memory_3)                     0.00       1.20 f
  mem/m0/reg1[15]/d (dff_184)                             0.00       1.20 f
  mem/m0/reg1[15]/U4/Y (AND2X2)                           0.04       1.23 f
  mem/m0/reg1[15]/state_reg/D (DFFPOSX1)                  0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[15]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U476/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U477/Y (INVX1)                          0.01       0.98 f
  cache/c0/mem_w2/data_out<15> (memc_Size16_5)            0.00       0.98 f
  cache/c0/U206/Y (AND2X2)                                0.03       1.01 f
  cache/c0/U148/Y (OR2X2)                                 0.04       1.06 f
  cache/c0/U149/Y (INVX1)                                 0.00       1.05 r
  cache/c0/U105/Y (AND2X2)                                0.03       1.09 r
  cache/c0/U106/Y (INVX1)                                 0.01       1.10 f
  cache/c0/data_out<15> (cache_cache_id0)                 0.00       1.10 f
  cache/U121/Y (AND2X2)                                   0.03       1.13 f
  cache/U122/Y (INVX1)                                    0.00       1.13 r
  cache/U57/Y (AND2X2)                                    0.03       1.16 r
  cache/U58/Y (INVX1)                                     0.01       1.17 f
  cache/data_out<15> (cache2way_mem_type0)                0.00       1.17 f
  U320/Y (INVX1)                                          0.00       1.17 r
  U321/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<15> (four_bank_mem)                         0.00       1.20 f
  mem/m2/data_in<15> (final_memory_1)                     0.00       1.20 f
  mem/m2/reg1[15]/d (dff_71)                              0.00       1.20 f
  mem/m2/reg1[15]/U4/Y (AND2X2)                           0.04       1.23 f
  mem/m2/reg1[15]/state_reg/D (DFFPOSX1)                  0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[15]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U476/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U477/Y (INVX1)                          0.01       0.98 f
  cache/c0/mem_w2/data_out<15> (memc_Size16_5)            0.00       0.98 f
  cache/c0/U206/Y (AND2X2)                                0.03       1.01 f
  cache/c0/U148/Y (OR2X2)                                 0.04       1.06 f
  cache/c0/U149/Y (INVX1)                                 0.00       1.05 r
  cache/c0/U105/Y (AND2X2)                                0.03       1.09 r
  cache/c0/U106/Y (INVX1)                                 0.01       1.10 f
  cache/c0/data_out<15> (cache_cache_id0)                 0.00       1.10 f
  cache/U121/Y (AND2X2)                                   0.03       1.13 f
  cache/U122/Y (INVX1)                                    0.00       1.13 r
  cache/U57/Y (AND2X2)                                    0.03       1.16 r
  cache/U58/Y (INVX1)                                     0.01       1.17 f
  cache/data_out<15> (cache2way_mem_type0)                0.00       1.17 f
  U320/Y (INVX1)                                          0.00       1.17 r
  U321/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<15> (four_bank_mem)                         0.00       1.20 f
  mem/m3/data_in<15> (final_memory_0)                     0.00       1.20 f
  mem/m3/reg1[15]/d (dff_20)                              0.00       1.20 f
  mem/m3/reg1[15]/U4/Y (AND2X2)                           0.04       1.23 f
  mem/m3/reg1[15]/state_reg/D (DFFPOSX1)                  0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[15]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U476/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U477/Y (INVX1)                          0.01       0.98 f
  cache/c0/mem_w2/data_out<15> (memc_Size16_5)            0.00       0.98 f
  cache/c0/U206/Y (AND2X2)                                0.03       1.01 f
  cache/c0/U148/Y (OR2X2)                                 0.04       1.06 f
  cache/c0/U149/Y (INVX1)                                 0.00       1.05 r
  cache/c0/U105/Y (AND2X2)                                0.03       1.09 r
  cache/c0/U106/Y (INVX1)                                 0.01       1.10 f
  cache/c0/data_out<15> (cache_cache_id0)                 0.00       1.10 f
  cache/U121/Y (AND2X2)                                   0.03       1.13 f
  cache/U122/Y (INVX1)                                    0.00       1.13 r
  cache/U57/Y (AND2X2)                                    0.03       1.16 r
  cache/U58/Y (INVX1)                                     0.01       1.17 f
  cache/data_out<15> (cache2way_mem_type0)                0.00       1.17 f
  U320/Y (INVX1)                                          0.00       1.17 r
  U321/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<15> (four_bank_mem)                         0.00       1.20 f
  mem/m1/data_in<15> (final_memory_2)                     0.00       1.20 f
  mem/m1/reg1[15]/d (dff_122)                             0.00       1.20 f
  mem/m1/reg1[15]/U4/Y (AND2X2)                           0.04       1.23 f
  mem/m1/reg1[15]/state_reg/D (DFFPOSX1)                  0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[15]/state_reg/CLK (DFFPOSX1)                0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DataOut<8> (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.04       0.61 r
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 f
  cache/c0/U30/Y (AND2X2)                                 0.04       0.69 f
  cache/c0/U51/Y (AND2X2)                                 0.04       0.72 f
  cache/c0/hit (cache_cache_id0)                          0.00       0.72 f
  cache/U40/Y (AOI22X1)                                   0.02       0.75 r
  cache/U11/Y (OR2X2)                                     0.04       0.79 r
  cache/U10/Y (INVX1)                                     0.02       0.81 f
  cache/c0/write (cache_cache_id0)                        0.00       0.81 f
  cache/c0/U56/Y (AND2X2)                                 0.04       0.85 f
  cache/c0/U55/Y (INVX1)                                  0.00       0.84 r
  cache/c0/U54/Y (AND2X2)                                 0.04       0.88 r
  cache/c0/U59/Y (OR2X2)                                  0.05       0.93 r
  cache/c0/U63/Y (INVX8)                                  0.03       0.96 f
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.96 f
  cache/c0/mem_w2/U2/Y (INVX1)                            0.00       0.96 r
  cache/c0/mem_w2/U3/Y (INVX1)                            0.01       0.97 f
  cache/c0/mem_w2/U464/Y (OR2X2)                          0.04       1.01 f
  cache/c0/mem_w2/U465/Y (INVX1)                          0.00       1.01 r
  cache/c0/mem_w2/data_out<8> (memc_Size16_5)             0.00       1.01 r
  cache/c0/U109/Y (AND2X2)                                0.03       1.04 r
  cache/c0/U110/Y (INVX1)                                 0.01       1.05 f
  cache/c0/U168/Y (AND2X2)                                0.03       1.09 f
  cache/c0/U80/Y (AND2X2)                                 0.03       1.12 f
  cache/c0/U81/Y (INVX1)                                  0.00       1.11 r
  cache/c0/data_out<8> (cache_cache_id0)                  0.00       1.11 r
  cache/U87/Y (AND2X2)                                    0.03       1.14 r
  cache/U5/Y (OR2X2)                                      0.04       1.19 r
  cache/data_out<8> (cache2way_mem_type0)                 0.00       1.19 r
  DataOut<8> (out)                                        0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.10       0.90
  data required time                                                 0.90
  --------------------------------------------------------------------------
  data required time                                                 0.90
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U450/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U451/Y (INVX1)                          0.02       0.98 f
  cache/c0/mem_w2/data_out<0> (memc_Size16_5)             0.00       0.98 f
  cache/c0/U218/Y (AOI22X1)                               0.04       1.02 r
  cache/c0/U128/Y (BUFX2)                                 0.03       1.06 r
  cache/c0/U83/Y (AND2X2)                                 0.03       1.09 r
  cache/c0/U84/Y (INVX1)                                  0.01       1.10 f
  cache/c0/data_out<0> (cache_cache_id0)                  0.00       1.10 f
  cache/U98/Y (AND2X2)                                    0.03       1.13 f
  cache/U99/Y (INVX1)                                     0.00       1.13 r
  cache/U33/Y (AND2X2)                                    0.03       1.16 r
  cache/U34/Y (INVX1)                                     0.01       1.18 f
  cache/data_out<0> (cache2way_mem_type0)                 0.00       1.18 f
  U248/Y (INVX1)                                          0.00       1.17 r
  U249/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<0> (four_bank_mem)                          0.00       1.20 f
  mem/m0/data_in<0> (final_memory_3)                      0.00       1.20 f
  mem/m0/reg1[0]/d (dff_169)                              0.00       1.20 f
  mem/m0/reg1[0]/U4/Y (AND2X2)                            0.04       1.23 f
  mem/m0/reg1[0]/state_reg/D (DFFPOSX1)                   0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[0]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U450/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U451/Y (INVX1)                          0.02       0.98 f
  cache/c0/mem_w2/data_out<0> (memc_Size16_5)             0.00       0.98 f
  cache/c0/U218/Y (AOI22X1)                               0.04       1.02 r
  cache/c0/U128/Y (BUFX2)                                 0.03       1.06 r
  cache/c0/U83/Y (AND2X2)                                 0.03       1.09 r
  cache/c0/U84/Y (INVX1)                                  0.01       1.10 f
  cache/c0/data_out<0> (cache_cache_id0)                  0.00       1.10 f
  cache/U98/Y (AND2X2)                                    0.03       1.13 f
  cache/U99/Y (INVX1)                                     0.00       1.13 r
  cache/U33/Y (AND2X2)                                    0.03       1.16 r
  cache/U34/Y (INVX1)                                     0.01       1.18 f
  cache/data_out<0> (cache2way_mem_type0)                 0.00       1.18 f
  U248/Y (INVX1)                                          0.00       1.17 r
  U249/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<0> (four_bank_mem)                          0.00       1.20 f
  mem/m1/data_in<0> (final_memory_2)                      0.00       1.20 f
  mem/m1/reg1[0]/d (dff_137)                              0.00       1.20 f
  mem/m1/reg1[0]/U4/Y (AND2X2)                            0.04       1.23 f
  mem/m1/reg1[0]/state_reg/D (DFFPOSX1)                   0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[0]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U450/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U451/Y (INVX1)                          0.02       0.98 f
  cache/c0/mem_w2/data_out<0> (memc_Size16_5)             0.00       0.98 f
  cache/c0/U218/Y (AOI22X1)                               0.04       1.02 r
  cache/c0/U128/Y (BUFX2)                                 0.03       1.06 r
  cache/c0/U83/Y (AND2X2)                                 0.03       1.09 r
  cache/c0/U84/Y (INVX1)                                  0.01       1.10 f
  cache/c0/data_out<0> (cache_cache_id0)                  0.00       1.10 f
  cache/U98/Y (AND2X2)                                    0.03       1.13 f
  cache/U99/Y (INVX1)                                     0.00       1.13 r
  cache/U33/Y (AND2X2)                                    0.03       1.16 r
  cache/U34/Y (INVX1)                                     0.01       1.18 f
  cache/data_out<0> (cache2way_mem_type0)                 0.00       1.18 f
  U248/Y (INVX1)                                          0.00       1.17 r
  U249/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<0> (four_bank_mem)                          0.00       1.20 f
  mem/m2/data_in<0> (final_memory_1)                      0.00       1.20 f
  mem/m2/reg1[0]/d (dff_86)                               0.00       1.20 f
  mem/m2/reg1[0]/U4/Y (AND2X2)                            0.04       1.23 f
  mem/m2/reg1[0]/state_reg/D (DFFPOSX1)                   0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[0]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m3/reg1[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U450/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U451/Y (INVX1)                          0.02       0.98 f
  cache/c0/mem_w2/data_out<0> (memc_Size16_5)             0.00       0.98 f
  cache/c0/U218/Y (AOI22X1)                               0.04       1.02 r
  cache/c0/U128/Y (BUFX2)                                 0.03       1.06 r
  cache/c0/U83/Y (AND2X2)                                 0.03       1.09 r
  cache/c0/U84/Y (INVX1)                                  0.01       1.10 f
  cache/c0/data_out<0> (cache_cache_id0)                  0.00       1.10 f
  cache/U98/Y (AND2X2)                                    0.03       1.13 f
  cache/U99/Y (INVX1)                                     0.00       1.13 r
  cache/U33/Y (AND2X2)                                    0.03       1.16 r
  cache/U34/Y (INVX1)                                     0.01       1.18 f
  cache/data_out<0> (cache2way_mem_type0)                 0.00       1.18 f
  U248/Y (INVX1)                                          0.00       1.17 r
  U249/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<0> (four_bank_mem)                          0.00       1.20 f
  mem/m3/data_in<0> (final_memory_0)                      0.00       1.20 f
  mem/m3/reg1[0]/d (dff_35)                               0.00       1.20 f
  mem/m3/reg1[0]/U4/Y (AND2X2)                            0.04       1.23 f
  mem/m3/reg1[0]/state_reg/D (DFFPOSX1)                   0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m3/reg1[0]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m0/reg1[1]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U452/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U453/Y (INVX1)                          0.02       0.98 f
  cache/c0/mem_w2/data_out<1> (memc_Size16_5)             0.00       0.98 f
  cache/c0/U220/Y (AOI22X1)                               0.04       1.02 r
  cache/c0/U129/Y (BUFX2)                                 0.04       1.06 r
  cache/c0/U85/Y (AND2X2)                                 0.03       1.09 r
  cache/c0/U86/Y (INVX1)                                  0.01       1.10 f
  cache/c0/data_out<1> (cache_cache_id0)                  0.00       1.10 f
  cache/U100/Y (AND2X2)                                   0.03       1.13 f
  cache/U101/Y (INVX1)                                    0.00       1.13 r
  cache/U35/Y (AND2X2)                                    0.03       1.16 r
  cache/U36/Y (INVX1)                                     0.01       1.18 f
  cache/data_out<1> (cache2way_mem_type0)                 0.00       1.18 f
  U307/Y (INVX1)                                          0.00       1.17 r
  U308/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<1> (four_bank_mem)                          0.00       1.20 f
  mem/m0/data_in<1> (final_memory_3)                      0.00       1.20 f
  mem/m0/reg1[1]/d (dff_170)                              0.00       1.20 f
  mem/m0/reg1[1]/U4/Y (AND2X2)                            0.04       1.23 f
  mem/m0/reg1[1]/state_reg/D (DFFPOSX1)                   0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m0/reg1[1]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m1/reg1[1]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U452/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U453/Y (INVX1)                          0.02       0.98 f
  cache/c0/mem_w2/data_out<1> (memc_Size16_5)             0.00       0.98 f
  cache/c0/U220/Y (AOI22X1)                               0.04       1.02 r
  cache/c0/U129/Y (BUFX2)                                 0.04       1.06 r
  cache/c0/U85/Y (AND2X2)                                 0.03       1.09 r
  cache/c0/U86/Y (INVX1)                                  0.01       1.10 f
  cache/c0/data_out<1> (cache_cache_id0)                  0.00       1.10 f
  cache/U100/Y (AND2X2)                                   0.03       1.13 f
  cache/U101/Y (INVX1)                                    0.00       1.13 r
  cache/U35/Y (AND2X2)                                    0.03       1.16 r
  cache/U36/Y (INVX1)                                     0.01       1.18 f
  cache/data_out<1> (cache2way_mem_type0)                 0.00       1.18 f
  U307/Y (INVX1)                                          0.00       1.17 r
  U308/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<1> (four_bank_mem)                          0.00       1.20 f
  mem/m1/data_in<1> (final_memory_2)                      0.00       1.20 f
  mem/m1/reg1[1]/d (dff_136)                              0.00       1.20 f
  mem/m1/reg1[1]/U4/Y (AND2X2)                            0.04       1.23 f
  mem/m1/reg1[1]/state_reg/D (DFFPOSX1)                   0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m1/reg1[1]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: SM_Flops[2]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mem/m2/reg1[1]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SM_Flops[2]/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  SM_Flops[2]/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  SM_Flops[2]/q (dff_220)                                 0.00       0.11 f
  U216/Y (OR2X2)                                          0.05       0.16 f
  U163/Y (INVX1)                                          0.00       0.16 r
  U284/Y (AND2X2)                                         0.03       0.19 r
  U285/Y (INVX1)                                          0.02       0.21 f
  U518/Y (AND2X2)                                         0.04       0.25 f
  U225/Y (AND2X2)                                         0.04       0.28 f
  U224/Y (NAND3X1)                                        0.03       0.31 r
  cache/enable (cache2way_mem_type0)                      0.00       0.31 r
  cache/U8/Y (BUFX2)                                      0.04       0.35 r
  cache/c0/enable (cache_cache_id0)                       0.00       0.35 r
  cache/c0/U25/Y (AND2X2)                                 0.04       0.39 r
  cache/c0/U24/Y (INVX1)                                  0.02       0.41 f
  cache/c0/U20/Y (NOR2X1)                                 0.03       0.44 r
  cache/c0/U22/Y (BUFX2)                                  0.04       0.48 r
  cache/c0/mem_tg/write (memc_Size5_1)                    0.00       0.48 r
  cache/c0/mem_tg/U331/Y (INVX1)                          0.02       0.50 f
  cache/c0/mem_tg/U230/Y (AND2X2)                         0.04       0.53 f
  cache/c0/mem_tg/U229/Y (AND2X2)                         0.04       0.57 f
  cache/c0/mem_tg/data_out<4> (memc_Size5_1)              0.00       0.57 f
  cache/c0/U48/Y (XNOR2X1)                                0.03       0.60 f
  cache/c0/U46/Y (NOR3X1)                                 0.04       0.64 r
  cache/c0/U30/Y (AND2X2)                                 0.03       0.67 r
  cache/c0/U51/Y (AND2X2)                                 0.04       0.71 r
  cache/c0/hit (cache_cache_id0)                          0.00       0.71 r
  cache/U40/Y (AOI22X1)                                   0.02       0.73 f
  cache/U11/Y (OR2X2)                                     0.04       0.77 f
  cache/U10/Y (INVX1)                                     0.00       0.78 r
  cache/c0/write (cache_cache_id0)                        0.00       0.78 r
  cache/c0/U56/Y (AND2X2)                                 0.03       0.81 r
  cache/c0/U55/Y (INVX1)                                  0.01       0.82 f
  cache/c0/U54/Y (AND2X2)                                 0.04       0.86 f
  cache/c0/U59/Y (OR2X2)                                  0.05       0.91 f
  cache/c0/U63/Y (INVX8)                                  0.02       0.93 r
  cache/c0/mem_w2/write (memc_Size16_5)                   0.00       0.93 r
  cache/c0/mem_w2/U452/Y (OR2X2)                          0.04       0.97 r
  cache/c0/mem_w2/U453/Y (INVX1)                          0.02       0.98 f
  cache/c0/mem_w2/data_out<1> (memc_Size16_5)             0.00       0.98 f
  cache/c0/U220/Y (AOI22X1)                               0.04       1.02 r
  cache/c0/U129/Y (BUFX2)                                 0.04       1.06 r
  cache/c0/U85/Y (AND2X2)                                 0.03       1.09 r
  cache/c0/U86/Y (INVX1)                                  0.01       1.10 f
  cache/c0/data_out<1> (cache_cache_id0)                  0.00       1.10 f
  cache/U100/Y (AND2X2)                                   0.03       1.13 f
  cache/U101/Y (INVX1)                                    0.00       1.13 r
  cache/U35/Y (AND2X2)                                    0.03       1.16 r
  cache/U36/Y (INVX1)                                     0.01       1.18 f
  cache/data_out<1> (cache2way_mem_type0)                 0.00       1.18 f
  U307/Y (INVX1)                                          0.00       1.17 r
  U308/Y (INVX1)                                          0.02       1.20 f
  mem/data_in<1> (four_bank_mem)                          0.00       1.20 f
  mem/m2/data_in<1> (final_memory_1)                      0.00       1.20 f
  mem/m2/reg1[1]/d (dff_85)                               0.00       1.20 f
  mem/m2/reg1[1]/U4/Y (AND2X2)                            0.04       1.23 f
  mem/m2/reg1[1]/state_reg/D (DFFPOSX1)                   0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  mem/m2/reg1[1]/state_reg/CLK (DFFPOSX1)                 0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


1
