{
    "design": {
        "design_info": {
            "boundary_crc": "0xD0BA763335F2BC0",
            "device": "xc7z020clg484-1",
            "gen_directory": "../../../../adventures_with_ip.gen/sources_1/bd/ip_design",
            "name": "ip_design",
            "rev_ctrl_bd_flag": "RevCtrlBdOff",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2020.2",
            "validated": "true"
        },
        "design_tree": {
            "processing_system7_0": "",
            "ps7_0_axi_periph": {
                "xbar": "",
                "s00_couplers": {
                    "auto_pc": ""
                },
                "m00_couplers": {
                    "auto_cc": ""
                },
                "m01_couplers": {},
                "m02_couplers": {},
                "m03_couplers": {
                    "auto_cc": ""
                },
                "m04_couplers": {},
                "m05_couplers": {},
                "m06_couplers": {}
            },
            "rst_ps7_0_100M": "",
            "axi_gpio_0": "",
            "axi_gpio_1": "",
            "led_controller_0": "",
            "zed_audio_ctrl_0": "",
            "axi_timer_0": "",
            "xlconcat_0": "",
            "clk_wiz_0": "",
            "proc_sys_reset_0": "",
            "Debouncer": "",
            "LFSR": "",
            "vga_controller_0": "",
            "bonustimer": ""
        },
        "interface_ports": {
            "DDR": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
                "parameters": {
                    "AXI_ARBITRATION_SCHEME": {
                        "value": "TDM",
                        "value_src": "default"
                    },
                    "BURST_LENGTH": {
                        "value": "8",
                        "value_src": "default"
                    },
                    "CAN_DEBUG": {
                        "value": "false",
                        "value_src": "default"
                    },
                    "CAS_LATENCY": {
                        "value": "11",
                        "value_src": "default"
                    },
                    "CAS_WRITE_LATENCY": {
                        "value": "11",
                        "value_src": "default"
                    },
                    "CS_ENABLED": {
                        "value": "true",
                        "value_src": "default"
                    },
                    "DATA_MASK_ENABLED": {
                        "value": "true",
                        "value_src": "default"
                    },
                    "DATA_WIDTH": {
                        "value": "8",
                        "value_src": "default"
                    },
                    "MEMORY_TYPE": {
                        "value": "COMPONENTS",
                        "value_src": "default"
                    },
                    "MEM_ADDR_MAP": {
                        "value": "ROW_COLUMN_BANK",
                        "value_src": "default"
                    },
                    "SLOT": {
                        "value": "Single",
                        "value_src": "default"
                    },
                    "TIMEPERIOD_PS": {
                        "value": "1250",
                        "value_src": "default"
                    }
                }
            },
            "FIXED_IO": {
                "mode": "Master",
                "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
                "parameters": {
                    "CAN_DEBUG": {
                        "value": "false",
                        "value_src": "default"
                    }
                }
            },
            "iic_0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0"
            },
            "sws_8bits": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
            },
            "gpio": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
            }
        },
        "ports": {
            "LEDs_out": {
                "direction": "O",
                "left": "7",
                "right": "0"
            },
            "SDATA_O": {
                "direction": "O"
            },
            "LRCLK": {
                "direction": "O"
            },
            "BCLK": {
                "direction": "O"
            },
            "SDATA_I": {
                "direction": "I"
            },
            "FCLK_CLK1": {
                "type": "clk",
                "direction": "O",
                "parameters": {
                    "CLK_DOMAIN": {
                        "value": "ip_design_processing_system7_0_0_FCLK_CLK1",
                        "value_src": "default_prop"
                    },
                    "FREQ_HZ": {
                        "value": "10000000"
                    },
                    "FREQ_TOLERANCE_HZ": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "INSERT_VIP": {
                        "value": "0",
                        "value_src": "default"
                    },
                    "PHASE": {
                        "value": "0.000",
                        "value_src": "default"
                    }
                }
            },
            "VGA_R": {
                "direction": "O",
                "left": "3",
                "right": "0"
            },
            "VGA_G": {
                "direction": "O",
                "left": "3",
                "right": "0"
            },
            "VGA_B": {
                "direction": "O",
                "left": "3",
                "right": "0"
            },
            "VGA_HS": {
                "direction": "O"
            },
            "VGA_VS": {
                "direction": "O"
            },
            "btns_5bits": {
                "direction": "I",
                "left": "4",
                "right": "0"
            }
        },
        "components": {
            "processing_system7_0": {
                "vlnv": "xilinx.com:ip:processing_system7:5.5",
                "xci_name": "ip_design_processing_system7_0_0",
                "xci_path": "ip\\ip_design_processing_system7_0_0\\ip_design_processing_system7_0_0.xci",
                "inst_hier_path": "processing_system7_0",
                "parameters": {
                    "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                        "value": "200.000000"
                    },
                    "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                        "value": "10.158730"
                    },
                    "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                        "value": "125.000000"
                    },
                    "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                        "value": "125.000000"
                    },
                    "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                        "value": "100.000000"
                    },
                    "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                        "value": "200.000000"
                    },
                    "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                        "value": "200.000000"
                    },
                    "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                        "value": "50.000000"
                    },
                    "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                        "value": "10.000000"
                    },
                    "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                        "value": "200.000000"
                    },
                    "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                        "value": "33.333336"
                    },
                    "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                        "value": "33.333336"
                    },
                    "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                        "value": "33.333336"
                    },
                    "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                        "value": "33.333336"
                    },
                    "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                        "value": "33.333336"
                    },
                    "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                        "value": "33.333336"
                    },
                    "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                        "value": "50.000000"
                    },
                    "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                        "value": "33.333336"
                    },
                    "PCW_APU_PERIPHERAL_FREQMHZ": {
                        "value": "200"
                    },
                    "PCW_CLK0_FREQ": {
                        "value": "125000000"
                    },
                    "PCW_CLK1_FREQ": {
                        "value": "10000000"
                    },
                    "PCW_CLK2_FREQ": {
                        "value": "100000000"
                    },
                    "PCW_CLK3_FREQ": {
                        "value": "10000000"
                    },
                    "PCW_DDR_RAM_HIGHADDR": {
                        "value": "0x1FFFFFFF"
                    },
                    "PCW_ENET0_ENET0_IO": {
                        "value": "MIO 16 .. 27"
                    },
                    "PCW_ENET0_GRP_MDIO_ENABLE": {
                        "value": "1"
                    },
                    "PCW_ENET0_GRP_MDIO_IO": {
                        "value": "MIO 52 .. 53"
                    },
                    "PCW_ENET0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                        "value": "1000 Mbps"
                    },
                    "PCW_ENET0_RESET_ENABLE": {
                        "value": "0"
                    },
                    "PCW_ENET_RESET_ENABLE": {
                        "value": "1"
                    },
                    "PCW_ENET_RESET_SELECT": {
                        "value": "Share reset pin"
                    },
                    "PCW_EN_CLK1_PORT": {
                        "value": "1"
                    },
                    "PCW_EN_CLK2_PORT": {
                        "value": "1"
                    },
                    "PCW_EN_EMIO_I2C0": {
                        "value": "1"
                    },
                    "PCW_EN_EMIO_TTC0": {
                        "value": "1"
                    },
                    "PCW_EN_ENET0": {
                        "value": "1"
                    },
                    "PCW_EN_GPIO": {
                        "value": "1"
                    },
                    "PCW_EN_I2C0": {
                        "value": "1"
                    },
                    "PCW_EN_QSPI": {
                        "value": "1"
                    },
                    "PCW_EN_SDIO0": {
                        "value": "1"
                    },
                    "PCW_EN_TTC0": {
                        "value": "1"
                    },
                    "PCW_EN_UART1": {
                        "value": "1"
                    },
                    "PCW_EN_USB0": {
                        "value": "1"
                    },
                    "PCW_FCLK_CLK1_BUF": {
                        "value": "TRUE"
                    },
                    "PCW_FCLK_CLK2_BUF": {
                        "value": "TRUE"
                    },
                    "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                        "value": "120"
                    },
                    "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                        "value": "10"
                    },
                    "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                        "value": "100"
                    },
                    "PCW_FPGA_FCLK0_ENABLE": {
                        "value": "1"
                    },
                    "PCW_FPGA_FCLK1_ENABLE": {
                        "value": "1"
                    },
                    "PCW_FPGA_FCLK2_ENABLE": {
                        "value": "1"
                    },
                    "PCW_GPIO_MIO_GPIO_ENABLE": {
                        "value": "1"
                    },
                    "PCW_GPIO_MIO_GPIO_IO": {
                        "value": "MIO"
                    },
                    "PCW_I2C0_I2C0_IO": {
                        "value": "EMIO"
                    },
                    "PCW_I2C0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_I2C0_RESET_ENABLE": {
                        "value": "0"
                    },
                    "PCW_I2C_PERIPHERAL_FREQMHZ": {
                        "value": "33.333332"
                    },
                    "PCW_I2C_RESET_ENABLE": {
                        "value": "1"
                    },
                    "PCW_I2C_RESET_SELECT": {
                        "value": "Share reset pin"
                    },
                    "PCW_IRQ_F2P_INTR": {
                        "value": "1"
                    },
                    "PCW_MIO_0_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_0_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_0_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_10_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_10_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_10_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_11_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_11_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_11_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_12_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_12_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_12_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_13_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_13_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_13_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_14_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_14_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_14_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_15_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_15_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_15_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_16_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_16_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_16_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_17_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_17_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_17_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_18_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_18_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_18_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_19_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_19_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_19_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_1_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_1_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_1_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_20_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_20_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_20_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_21_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_21_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_21_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_22_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_22_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_22_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_23_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_23_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_23_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_24_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_24_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_24_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_25_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_25_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_25_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_26_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_26_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_26_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_27_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_27_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_27_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_28_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_28_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_28_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_29_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_29_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_29_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_2_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_2_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_30_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_30_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_30_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_31_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_31_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_31_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_32_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_32_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_32_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_33_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_33_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_33_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_34_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_34_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_34_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_35_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_35_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_35_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_36_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_36_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_36_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_37_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_37_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_37_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_38_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_38_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_38_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_39_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_39_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_39_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_3_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_3_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_40_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_40_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_40_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_41_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_41_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_41_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_42_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_42_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_42_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_43_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_43_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_43_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_44_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_44_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_44_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_45_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_45_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_45_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_46_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_46_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_46_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_47_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_47_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_47_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_48_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_48_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_48_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_49_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_49_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_49_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_4_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_4_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_50_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_50_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_50_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_51_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_51_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_51_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_52_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_52_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_52_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_53_IOTYPE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_MIO_53_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_53_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_5_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_5_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_6_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_6_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_7_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_7_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_8_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_8_SLEW": {
                        "value": "fast"
                    },
                    "PCW_MIO_9_IOTYPE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_MIO_9_PULLUP": {
                        "value": "disabled"
                    },
                    "PCW_MIO_9_SLEW": {
                        "value": "slow"
                    },
                    "PCW_MIO_TREE_PERIPHERALS": {
                        "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
                    },
                    "PCW_MIO_TREE_SIGNALS": {
                        "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
                    },
                    "PCW_PJTAG_PERIPHERAL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_PRESET_BANK0_VOLTAGE": {
                        "value": "LVCMOS 3.3V"
                    },
                    "PCW_PRESET_BANK1_VOLTAGE": {
                        "value": "LVCMOS 1.8V"
                    },
                    "PCW_QSPI_GRP_FBCLK_ENABLE": {
                        "value": "0"
                    },
                    "PCW_QSPI_GRP_IO1_ENABLE": {
                        "value": "0"
                    },
                    "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                        "value": "1"
                    },
                    "PCW_QSPI_GRP_SINGLE_SS_IO": {
                        "value": "MIO 1 .. 6"
                    },
                    "PCW_QSPI_GRP_SS1_ENABLE": {
                        "value": "0"
                    },
                    "PCW_QSPI_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                        "value": "200"
                    },
                    "PCW_QSPI_QSPI_IO": {
                        "value": "MIO 1 .. 6"
                    },
                    "PCW_SD0_GRP_CD_ENABLE": {
                        "value": "1"
                    },
                    "PCW_SD0_GRP_CD_IO": {
                        "value": "MIO 47"
                    },
                    "PCW_SD0_GRP_POW_ENABLE": {
                        "value": "0"
                    },
                    "PCW_SD0_GRP_WP_ENABLE": {
                        "value": "1"
                    },
                    "PCW_SD0_GRP_WP_IO": {
                        "value": "MIO 46"
                    },
                    "PCW_SD0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_SD0_SD0_IO": {
                        "value": "MIO 40 .. 45"
                    },
                    "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_SDIO_PERIPHERAL_VALID": {
                        "value": "1"
                    },
                    "PCW_SINGLE_QSPI_DATA_MODE": {
                        "value": "x4"
                    },
                    "PCW_TTC0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_TTC0_TTC0_IO": {
                        "value": "EMIO"
                    },
                    "PCW_TTC_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_UART1_GRP_FULL_ENABLE": {
                        "value": "0"
                    },
                    "PCW_UART1_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_UART1_UART1_IO": {
                        "value": "MIO 48 .. 49"
                    },
                    "PCW_UART_PERIPHERAL_FREQMHZ": {
                        "value": "50"
                    },
                    "PCW_UART_PERIPHERAL_VALID": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                        "value": "533.333374"
                    },
                    "PCW_UIPARAM_DDR_BL": {
                        "value": "8"
                    },
                    "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                        "value": "0.41"
                    },
                    "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                        "value": "0.411"
                    },
                    "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                        "value": "0.341"
                    },
                    "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                        "value": "0.358"
                    },
                    "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                        "value": "0.025"
                    },
                    "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                        "value": "0.028"
                    },
                    "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                        "value": "0.001"
                    },
                    "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                        "value": "0.001"
                    },
                    "PCW_UIPARAM_DDR_FREQ_MHZ": {
                        "value": "533.333313"
                    },
                    "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                        "value": "DDR 3"
                    },
                    "PCW_UIPARAM_DDR_PARTNO": {
                        "value": "MT41J128M16 HA-15E"
                    },
                    "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                        "value": "1"
                    },
                    "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                        "value": "1"
                    },
                    "PCW_USB0_PERIPHERAL_ENABLE": {
                        "value": "1"
                    },
                    "PCW_USB0_RESET_ENABLE": {
                        "value": "0"
                    },
                    "PCW_USB0_USB0_IO": {
                        "value": "MIO 28 .. 39"
                    },
                    "PCW_USB_RESET_ENABLE": {
                        "value": "1"
                    },
                    "PCW_USB_RESET_SELECT": {
                        "value": "Share reset pin"
                    },
                    "PCW_USE_FABRIC_INTERRUPT": {
                        "value": "1"
                    },
                    "PCW_USE_S_AXI_HP0": {
                        "value": "1"
                    },
                    "preset": {
                        "value": "ZedBoard"
                    }
                },
                "addressing": {
                    "address_spaces": {
                        "Data": {
                            "range": "4G",
                            "width": "32",
                            "local_memory_map": {
                                "name": "Data",
                                "description": "Address Space Segments",
                                "address_blocks": {
                                    "address_block": {
                                        "name": "segment1",
                                        "display_name": "segment1",
                                        "base_address": "0x00000000",
                                        "range": "256K",
                                        "width": "18",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment2",
                                        "display_name": "segment2",
                                        "base_address": "0x00040000",
                                        "range": "256K",
                                        "width": "19",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment3",
                                        "display_name": "segment3",
                                        "base_address": "0x00080000",
                                        "range": "512K",
                                        "width": "20",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment4",
                                        "display_name": "segment4",
                                        "base_address": "0x00100000",
                                        "range": "1023M",
                                        "width": "30",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "M_AXI_GP0",
                                        "display_name": "M_AXI_GP0",
                                        "base_address": "0x40000000",
                                        "range": "1G",
                                        "width": "31",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "M_AXI_GP1",
                                        "display_name": "M_AXI_GP1",
                                        "base_address": "0x80000000",
                                        "range": "1G",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "IO_Peripheral_Registers",
                                        "display_name": "IO Peripheral Registers",
                                        "base_address": "0xE0000000",
                                        "range": "3M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "SMC_Memories",
                                        "display_name": "SMC Memories",
                                        "base_address": "0xE1000000",
                                        "range": "80M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "SLCR_Registers",
                                        "display_name": "SLCR Registers",
                                        "base_address": "0xF8000000",
                                        "range": "3K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "PS_System_Registers",
                                        "display_name": "PS System Registers",
                                        "base_address": "0xF8001000",
                                        "range": "8252K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "CPU_Private_Registers",
                                        "display_name": "CPU Private Registers",
                                        "base_address": "0xF8900000",
                                        "range": "6156K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment5",
                                        "display_name": "segment5",
                                        "base_address": "0xFC000000",
                                        "range": "32M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment6",
                                        "display_name": "segment6",
                                        "base_address": "0xFFFC0000",
                                        "range": "256K",
                                        "width": "32",
                                        "usage": "register"
                                    }
                                }
                            }
                        }
                    }
                },
                "interface_ports": {
                    "M_AXI_GP0": {
                        "mode": "Master",
                        "address_space_ref": "Data",
                        "base_address": {
                            "minimum": "0x40000000",
                            "maximum": "0x7FFFFFFF",
                            "width": "32"
                        }
                    },
                    "S_AXI_HP0": {
                        "mode": "Slave",
                        "memory_map_ref": "S_AXI_HP0"
                    }
                }
            },
            "ps7_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\ip_design_ps7_0_axi_periph_0\\ip_design_ps7_0_axi_periph_0.xci",
                "inst_hier_path": "ps7_0_axi_periph",
                "xci_name": "ip_design_ps7_0_axi_periph_0",
                "parameters": {
                    "NUM_MI": {
                        "value": "7"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M01_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M02_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M03_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M04_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M05_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M06_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M01_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M01_ARESETN"
                            }
                        }
                    },
                    "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M02_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M02_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M02_ARESETN"
                            }
                        }
                    },
                    "M02_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M03_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M03_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M03_ARESETN"
                            }
                        }
                    },
                    "M03_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M04_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M04_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M04_ARESETN"
                            }
                        }
                    },
                    "M04_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M05_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M05_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M05_ARESETN"
                            }
                        }
                    },
                    "M05_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M06_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M06_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M06_ARESETN"
                            }
                        }
                    },
                    "M06_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "xci_name": "ip_design_xbar_0",
                        "xci_path": "ip\\ip_design_xbar_0\\ip_design_xbar_0.xci",
                        "inst_hier_path": "ps7_0_axi_periph/xbar",
                        "parameters": {
                            "NUM_MI": {
                                "value": "7"
                            },
                            "NUM_SI": {
                                "value": "1"
                            },
                            "STRATEGY": {
                                "value": "0"
                            }
                        },
                        "interface_ports": {
                            "S00_AXI": {
                                "mode": "Slave",
                                "bridges": [
                                    "M00_AXI",
                                    "M01_AXI",
                                    "M02_AXI",
                                    "M03_AXI",
                                    "M04_AXI",
                                    "M05_AXI",
                                    "M06_AXI"
                                ]
                            }
                        }
                    },
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_pc": {
                                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                                "xci_name": "ip_design_auto_pc_0",
                                "xci_path": "ip\\ip_design_auto_pc_0\\ip_design_auto_pc_0.xci",
                                "inst_hier_path": "ps7_0_axi_periph/s00_couplers/auto_pc",
                                "parameters": {
                                    "MI_PROTOCOL": {
                                        "value": "AXI4LITE"
                                    },
                                    "SI_PROTOCOL": {
                                        "value": "AXI3"
                                    }
                                },
                                "interface_ports": {
                                    "S_AXI": {
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "auto_pc_to_s00_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_pc/M_AXI"
                                ]
                            },
                            "s00_couplers_to_auto_pc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_pc/S_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_pc/aclk"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_pc/aresetn"
                                ]
                            }
                        }
                    },
                    "m00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_cc": {
                                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                                "xci_name": "ip_design_auto_cc_0",
                                "xci_path": "ip\\ip_design_auto_cc_0\\ip_design_auto_cc_0.xci",
                                "inst_hier_path": "ps7_0_axi_periph/m00_couplers/auto_cc",
                                "interface_ports": {
                                    "S_AXI": {
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "m00_couplers_to_auto_cc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_cc/S_AXI"
                                ]
                            },
                            "auto_cc_to_m00_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_cc/M_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "M_ACLK_1": {
                                "ports": [
                                    "M_ACLK",
                                    "auto_cc/m_axi_aclk"
                                ]
                            },
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_cc/s_axi_aclk"
                                ]
                            },
                            "M_ARESETN_1": {
                                "ports": [
                                    "M_ARESETN",
                                    "auto_cc/m_axi_aresetn"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_cc/s_axi_aresetn"
                                ]
                            }
                        }
                    },
                    "m01_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m01_couplers_to_m01_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m02_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m02_couplers_to_m02_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m03_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "components": {
                            "auto_cc": {
                                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                                "xci_name": "ip_design_auto_cc_1",
                                "xci_path": "ip\\ip_design_auto_cc_1\\ip_design_auto_cc_1.xci",
                                "inst_hier_path": "ps7_0_axi_periph/m03_couplers/auto_cc",
                                "interface_ports": {
                                    "S_AXI": {
                                        "mode": "Slave",
                                        "bridges": [
                                            "M_AXI"
                                        ]
                                    }
                                }
                            }
                        },
                        "interface_nets": {
                            "m03_couplers_to_auto_cc": {
                                "interface_ports": [
                                    "S_AXI",
                                    "auto_cc/S_AXI"
                                ]
                            },
                            "auto_cc_to_m03_couplers": {
                                "interface_ports": [
                                    "M_AXI",
                                    "auto_cc/M_AXI"
                                ]
                            }
                        },
                        "nets": {
                            "M_ACLK_1": {
                                "ports": [
                                    "M_ACLK",
                                    "auto_cc/m_axi_aclk"
                                ]
                            },
                            "S_ACLK_1": {
                                "ports": [
                                    "S_ACLK",
                                    "auto_cc/s_axi_aclk"
                                ]
                            },
                            "M_ARESETN_1": {
                                "ports": [
                                    "M_ARESETN",
                                    "auto_cc/m_axi_aresetn"
                                ]
                            },
                            "S_ARESETN_1": {
                                "ports": [
                                    "S_ARESETN",
                                    "auto_cc/s_axi_aresetn"
                                ]
                            }
                        }
                    },
                    "m04_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m04_couplers_to_m04_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m05_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m05_couplers_to_m05_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m06_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m06_couplers_to_m06_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "s00_couplers_to_xbar": {
                        "interface_ports": [
                            "s00_couplers/M_AXI",
                            "xbar/S00_AXI"
                        ]
                    },
                    "m00_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M00_AXI",
                            "m00_couplers/M_AXI"
                        ]
                    },
                    "m01_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M01_AXI",
                            "m01_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m00_couplers": {
                        "interface_ports": [
                            "xbar/M00_AXI",
                            "m00_couplers/S_AXI"
                        ]
                    },
                    "m02_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M02_AXI",
                            "m02_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m02_couplers": {
                        "interface_ports": [
                            "xbar/M02_AXI",
                            "m02_couplers/S_AXI"
                        ]
                    },
                    "xbar_to_m01_couplers": {
                        "interface_ports": [
                            "xbar/M01_AXI",
                            "m01_couplers/S_AXI"
                        ]
                    },
                    "m03_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M03_AXI",
                            "m03_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m03_couplers": {
                        "interface_ports": [
                            "xbar/M03_AXI",
                            "m03_couplers/S_AXI"
                        ]
                    },
                    "m04_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M04_AXI",
                            "m04_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m04_couplers": {
                        "interface_ports": [
                            "xbar/M04_AXI",
                            "m04_couplers/S_AXI"
                        ]
                    },
                    "m05_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M05_AXI",
                            "m05_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m05_couplers": {
                        "interface_ports": [
                            "xbar/M05_AXI",
                            "m05_couplers/S_AXI"
                        ]
                    },
                    "m06_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M06_AXI",
                            "m06_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m06_couplers": {
                        "interface_ports": [
                            "xbar/M06_AXI",
                            "m06_couplers/S_AXI"
                        ]
                    },
                    "ps7_0_axi_periph_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    }
                },
                "nets": {
                    "ps7_0_axi_periph_ACLK_net": {
                        "ports": [
                            "ACLK",
                            "xbar/aclk",
                            "s00_couplers/M_ACLK",
                            "m00_couplers/S_ACLK",
                            "m01_couplers/S_ACLK",
                            "m02_couplers/S_ACLK",
                            "m03_couplers/S_ACLK",
                            "m04_couplers/S_ACLK",
                            "m05_couplers/S_ACLK",
                            "m06_couplers/S_ACLK"
                        ]
                    },
                    "ps7_0_axi_periph_ARESETN_net": {
                        "ports": [
                            "ARESETN",
                            "xbar/aresetn",
                            "s00_couplers/M_ARESETN",
                            "m00_couplers/S_ARESETN",
                            "m01_couplers/S_ARESETN",
                            "m02_couplers/S_ARESETN",
                            "m03_couplers/S_ARESETN",
                            "m04_couplers/S_ARESETN",
                            "m05_couplers/S_ARESETN",
                            "m06_couplers/S_ARESETN"
                        ]
                    },
                    "S00_ACLK_1": {
                        "ports": [
                            "S00_ACLK",
                            "s00_couplers/S_ACLK"
                        ]
                    },
                    "S00_ARESETN_1": {
                        "ports": [
                            "S00_ARESETN",
                            "s00_couplers/S_ARESETN"
                        ]
                    },
                    "M00_ACLK_1": {
                        "ports": [
                            "M00_ACLK",
                            "m00_couplers/M_ACLK"
                        ]
                    },
                    "M00_ARESETN_1": {
                        "ports": [
                            "M00_ARESETN",
                            "m00_couplers/M_ARESETN"
                        ]
                    },
                    "M01_ACLK_1": {
                        "ports": [
                            "M01_ACLK",
                            "m01_couplers/M_ACLK"
                        ]
                    },
                    "M01_ARESETN_1": {
                        "ports": [
                            "M01_ARESETN",
                            "m01_couplers/M_ARESETN"
                        ]
                    },
                    "M02_ACLK_1": {
                        "ports": [
                            "M02_ACLK",
                            "m02_couplers/M_ACLK"
                        ]
                    },
                    "M02_ARESETN_1": {
                        "ports": [
                            "M02_ARESETN",
                            "m02_couplers/M_ARESETN"
                        ]
                    },
                    "M03_ACLK_1": {
                        "ports": [
                            "M03_ACLK",
                            "m03_couplers/M_ACLK"
                        ]
                    },
                    "M03_ARESETN_1": {
                        "ports": [
                            "M03_ARESETN",
                            "m03_couplers/M_ARESETN"
                        ]
                    },
                    "M04_ACLK_1": {
                        "ports": [
                            "M04_ACLK",
                            "m04_couplers/M_ACLK"
                        ]
                    },
                    "M04_ARESETN_1": {
                        "ports": [
                            "M04_ARESETN",
                            "m04_couplers/M_ARESETN"
                        ]
                    },
                    "M05_ACLK_1": {
                        "ports": [
                            "M05_ACLK",
                            "m05_couplers/M_ACLK"
                        ]
                    },
                    "M05_ARESETN_1": {
                        "ports": [
                            "M05_ARESETN",
                            "m05_couplers/M_ARESETN"
                        ]
                    },
                    "M06_ACLK_1": {
                        "ports": [
                            "M06_ACLK",
                            "m06_couplers/M_ACLK"
                        ]
                    },
                    "M06_ARESETN_1": {
                        "ports": [
                            "M06_ARESETN",
                            "m06_couplers/M_ARESETN"
                        ]
                    }
                }
            },
            "rst_ps7_0_100M": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "ip_design_rst_ps7_0_100M_0",
                "xci_path": "ip\\ip_design_rst_ps7_0_100M_0\\ip_design_rst_ps7_0_100M_0.xci",
                "inst_hier_path": "rst_ps7_0_100M"
            },
            "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "ip_design_axi_gpio_0_0",
                "xci_path": "ip\\ip_design_axi_gpio_0_0\\ip_design_axi_gpio_0_0.xci",
                "inst_hier_path": "axi_gpio_0",
                "parameters": {
                    "C_GPIO_WIDTH": {
                        "value": "5"
                    }
                }
            },
            "axi_gpio_1": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "ip_design_axi_gpio_1_0",
                "xci_path": "ip\\ip_design_axi_gpio_1_0\\ip_design_axi_gpio_1_0.xci",
                "inst_hier_path": "axi_gpio_1",
                "parameters": {
                    "C_ALL_INPUTS": {
                        "value": "1"
                    },
                    "C_INTERRUPT_PRESENT": {
                        "value": "1"
                    },
                    "GPIO2_BOARD_INTERFACE": {
                        "value": "sws_8bits"
                    },
                    "GPIO_BOARD_INTERFACE": {
                        "value": "Custom"
                    },
                    "USE_BOARD_FLOW": {
                        "value": "true"
                    }
                }
            },
            "led_controller_0": {
                "vlnv": "ac.uk:user:led_controller:1.0",
                "xci_name": "ip_design_led_controller_0_0",
                "xci_path": "ip\\ip_design_led_controller_0_0\\ip_design_led_controller_0_0.xci",
                "inst_hier_path": "led_controller_0"
            },
            "zed_audio_ctrl_0": {
                "vlnv": "xilinx.com:user:zed_audio_ctrl:1.0",
                "xci_name": "ip_design_zed_audio_ctrl_0_0",
                "xci_path": "ip\\ip_design_zed_audio_ctrl_0_0\\ip_design_zed_audio_ctrl_0_0.xci",
                "inst_hier_path": "zed_audio_ctrl_0"
            },
            "axi_timer_0": {
                "vlnv": "xilinx.com:ip:axi_timer:2.0",
                "xci_name": "ip_design_axi_timer_0_0",
                "xci_path": "ip\\ip_design_axi_timer_0_0\\ip_design_axi_timer_0_0.xci",
                "inst_hier_path": "axi_timer_0"
            },
            "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "ip_design_xlconcat_0_0",
                "xci_path": "ip\\ip_design_xlconcat_0_0\\ip_design_xlconcat_0_0.xci",
                "inst_hier_path": "xlconcat_0"
            },
            "clk_wiz_0": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "ip_design_clk_wiz_0_0",
                "xci_path": "ip\\ip_design_clk_wiz_0_0\\ip_design_clk_wiz_0_0.xci",
                "inst_hier_path": "clk_wiz_0",
                "parameters": {
                    "CLKOUT1_JITTER": {
                        "value": "209.236"
                    },
                    "CLKOUT1_PHASE_ERROR": {
                        "value": "234.038"
                    },
                    "CLKOUT1_REQUESTED_OUT_FREQ": {
                        "value": "108.000"
                    },
                    "MMCM_CLKFBOUT_MULT_F": {
                        "value": "40.500"
                    },
                    "MMCM_CLKOUT0_DIVIDE_F": {
                        "value": "9.375"
                    },
                    "RESET_PORT": {
                        "value": "resetn"
                    },
                    "RESET_TYPE": {
                        "value": "ACTIVE_LOW"
                    }
                }
            },
            "proc_sys_reset_0": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "ip_design_proc_sys_reset_0_0",
                "xci_path": "ip\\ip_design_proc_sys_reset_0_0\\ip_design_proc_sys_reset_0_0.xci",
                "inst_hier_path": "proc_sys_reset_0"
            },
            "Debouncer": {
                "vlnv": "xilinx.com:module_ref:Debouncer:1.0",
                "xci_name": "ip_design_Debouncer_0_2",
                "xci_path": "ip\\ip_design_Debouncer_0_2\\ip_design_Debouncer_0_2.xci",
                "inst_hier_path": "Debouncer",
                "reference_info": {
                    "ref_type": "hdl",
                    "ref_name": "Debouncer",
                    "boundary_crc": "0x0"
                },
                "ports": {
                    "clk": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "FREQ_HZ": {
                                "value": "1.25e+08",
                                "value_src": "user_prop"
                            },
                            "CLK_DOMAIN": {
                                "value": "ip_design_processing_system7_0_0_FCLK_CLK0",
                                "value_src": "default_prop"
                            }
                        }
                    },
                    "SignalIn": {
                        "direction": "I",
                        "left": "4",
                        "right": "0"
                    },
                    "SignalOut": {
                        "direction": "O",
                        "left": "4",
                        "right": "0"
                    }
                }
            },
            "LFSR": {
                "vlnv": "sfu.ca:user:LFSR:1.0",
                "xci_name": "ip_design_LFSR_0_0",
                "xci_path": "ip\\ip_design_LFSR_0_0\\ip_design_LFSR_0_0.xci",
                "inst_hier_path": "LFSR"
            },
            "vga_controller_0": {
                "vlnv": "user.org:user:vga_controller:1.0",
                "xci_name": "ip_design_vga_controller_0_0",
                "xci_path": "ip\\ip_design_vga_controller_0_0_1\\ip_design_vga_controller_0_0.xci",
                "inst_hier_path": "vga_controller_0",
                "parameters": {
                    "h_back_porch": {
                        "value": "248"
                    },
                    "h_front_porch": {
                        "value": "48"
                    },
                    "h_sync_polarity": {
                        "value": "\"1\""
                    },
                    "h_sync_pulse": {
                        "value": "112"
                    },
                    "horizontal_length": {
                        "value": "1280"
                    },
                    "image_buffer1_baseaddr": {
                        "value": "0x00900000"
                    },
                    "v_back_porch": {
                        "value": "38"
                    },
                    "v_front_porch": {
                        "value": "1"
                    },
                    "v_sync_polarity": {
                        "value": "\"1\""
                    },
                    "v_sync_pulse": {
                        "value": "3"
                    },
                    "vertical_length": {
                        "value": "1024"
                    }
                },
                "addressing": {
                    "address_spaces": {
                        "M_AXI": {
                            "range": "4G",
                            "width": "32"
                        }
                    }
                },
                "interface_ports": {
                    "M_AXI": {
                        "mode": "Master",
                        "address_space_ref": "M_AXI",
                        "base_address": {
                            "minimum": "0x00000000",
                            "maximum": "0xFFFFFFFF",
                            "width": "32"
                        }
                    }
                }
            },
            "bonustimer": {
                "vlnv": "sfu.ca:user:bonustimer:1.0",
                "xci_name": "ip_design_bonustimer_0_0",
                "xci_path": "ip\\ip_design_bonustimer_0_0\\ip_design_bonustimer_0_0.xci",
                "inst_hier_path": "bonustimer"
            }
        },
        "interface_nets": {
            "ps7_0_axi_periph_M06_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M06_AXI",
                    "bonustimer/S00_AXI"
                ]
            },
            "vga_controller_0_M_AXI": {
                "interface_ports": [
                    "vga_controller_0/M_AXI",
                    "processing_system7_0/S_AXI_HP0"
                ]
            },
            "axi_gpio_1_GPIO2": {
                "interface_ports": [
                    "sws_8bits",
                    "axi_gpio_1/GPIO2"
                ]
            },
            "processing_system7_0_DDR": {
                "interface_ports": [
                    "DDR",
                    "processing_system7_0/DDR"
                ]
            },
            "processing_system7_0_FIXED_IO": {
                "interface_ports": [
                    "FIXED_IO",
                    "processing_system7_0/FIXED_IO"
                ]
            },
            "ps7_0_axi_periph_M02_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M02_AXI",
                    "LFSR/S00_AXI"
                ]
            },
            "ps7_0_axi_periph_M01_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M01_AXI",
                    "axi_timer_0/S_AXI"
                ]
            },
            "ps7_0_axi_periph_M03_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M03_AXI",
                    "zed_audio_ctrl_0/S_AXI"
                ]
            },
            "ps7_0_axi_periph_M05_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M05_AXI",
                    "axi_gpio_1/S_AXI"
                ]
            },
            "ps7_0_axi_periph_M00_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M00_AXI",
                    "led_controller_0/S00_AXI"
                ]
            },
            "processing_system7_0_M_AXI_GP0": {
                "interface_ports": [
                    "processing_system7_0/M_AXI_GP0",
                    "ps7_0_axi_periph/S00_AXI"
                ]
            },
            "axi_gpio_0_GPIO": {
                "interface_ports": [
                    "gpio",
                    "axi_gpio_0/GPIO"
                ]
            },
            "processing_system7_0_IIC_0": {
                "interface_ports": [
                    "iic_0",
                    "processing_system7_0/IIC_0"
                ]
            },
            "ps7_0_axi_periph_M04_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M04_AXI",
                    "axi_gpio_0/S_AXI"
                ]
            }
        },
        "nets": {
            "processing_system7_0_FCLK_CLK0": {
                "ports": [
                    "processing_system7_0/FCLK_CLK0",
                    "processing_system7_0/M_AXI_GP0_ACLK",
                    "ps7_0_axi_periph/ACLK",
                    "ps7_0_axi_periph/M01_ACLK",
                    "ps7_0_axi_periph/M02_ACLK",
                    "axi_gpio_0/s_axi_aclk",
                    "ps7_0_axi_periph/M04_ACLK",
                    "axi_gpio_1/s_axi_aclk",
                    "ps7_0_axi_periph/M05_ACLK",
                    "axi_timer_0/s_axi_aclk",
                    "processing_system7_0/S_AXI_HP0_ACLK",
                    "clk_wiz_0/clk_in1",
                    "ps7_0_axi_periph/S00_ACLK",
                    "Debouncer/clk",
                    "ps7_0_axi_periph/M06_ACLK",
                    "LFSR/s00_axi_aclk",
                    "vga_controller_0/clk",
                    "bonustimer/s00_axi_aclk"
                ]
            },
            "processing_system7_0_FCLK_RESET0_N": {
                "ports": [
                    "processing_system7_0/FCLK_RESET0_N",
                    "rst_ps7_0_100M/ext_reset_in",
                    "clk_wiz_0/resetn",
                    "proc_sys_reset_0/ext_reset_in",
                    "ps7_0_axi_periph/M02_ARESETN",
                    "LFSR/s00_axi_aresetn"
                ]
            },
            "rst_ps7_0_100M_peripheral_aresetn": {
                "ports": [
                    "rst_ps7_0_100M/peripheral_aresetn",
                    "ps7_0_axi_periph/S00_ARESETN",
                    "ps7_0_axi_periph/M00_ARESETN",
                    "ps7_0_axi_periph/ARESETN",
                    "ps7_0_axi_periph/M01_ARESETN",
                    "ps7_0_axi_periph/M03_ARESETN",
                    "axi_gpio_0/s_axi_aresetn",
                    "ps7_0_axi_periph/M04_ARESETN",
                    "axi_gpio_1/s_axi_aresetn",
                    "ps7_0_axi_periph/M05_ARESETN",
                    "led_controller_0/s00_axi_aresetn",
                    "zed_audio_ctrl_0/S_AXI_ARESETN",
                    "axi_timer_0/s_axi_aresetn",
                    "ps7_0_axi_periph/M06_ARESETN",
                    "bonustimer/s00_axi_aresetn"
                ]
            },
            "led_controller_0_LEDs_out": {
                "ports": [
                    "led_controller_0/LEDs_out",
                    "LEDs_out"
                ]
            },
            "zed_audio_ctrl_0_SDATA_O": {
                "ports": [
                    "zed_audio_ctrl_0/SDATA_O",
                    "SDATA_O"
                ]
            },
            "zed_audio_ctrl_0_LRCLK": {
                "ports": [
                    "zed_audio_ctrl_0/LRCLK",
                    "LRCLK"
                ]
            },
            "zed_audio_ctrl_0_BCLK": {
                "ports": [
                    "zed_audio_ctrl_0/BCLK",
                    "BCLK"
                ]
            },
            "SDATA_I_0_1": {
                "ports": [
                    "SDATA_I",
                    "zed_audio_ctrl_0/SDATA_I"
                ]
            },
            "processing_system7_0_FCLK_CLK1": {
                "ports": [
                    "processing_system7_0/FCLK_CLK1",
                    "FCLK_CLK1"
                ]
            },
            "axi_gpio_1_ip2intc_irpt": {
                "ports": [
                    "axi_gpio_1/ip2intc_irpt",
                    "xlconcat_0/In0"
                ]
            },
            "axi_timer_0_interrupt": {
                "ports": [
                    "axi_timer_0/interrupt",
                    "xlconcat_0/In1"
                ]
            },
            "xlconcat_0_dout": {
                "ports": [
                    "xlconcat_0/dout",
                    "processing_system7_0/IRQ_F2P"
                ]
            },
            "clk_wiz_0_clk_out1": {
                "ports": [
                    "clk_wiz_0/clk_out1",
                    "proc_sys_reset_0/slowest_sync_clk",
                    "vga_controller_0/pixel_clk"
                ]
            },
            "processing_system7_0_FCLK_CLK2": {
                "ports": [
                    "processing_system7_0/FCLK_CLK2",
                    "zed_audio_ctrl_0/S_AXI_ACLK",
                    "led_controller_0/s00_axi_aclk",
                    "ps7_0_axi_periph/M00_ACLK",
                    "ps7_0_axi_periph/M03_ACLK",
                    "rst_ps7_0_100M/slowest_sync_clk"
                ]
            },
            "vga_controller_0_VGA_R": {
                "ports": [
                    "vga_controller_0/VGA_R",
                    "VGA_R"
                ]
            },
            "vga_controller_0_VGA_G": {
                "ports": [
                    "vga_controller_0/VGA_G",
                    "VGA_G"
                ]
            },
            "vga_controller_0_VGA_B": {
                "ports": [
                    "vga_controller_0/VGA_B",
                    "VGA_B"
                ]
            },
            "vga_controller_0_VGA_HS": {
                "ports": [
                    "vga_controller_0/VGA_HS",
                    "VGA_HS"
                ]
            },
            "vga_controller_0_VGA_VS": {
                "ports": [
                    "vga_controller_0/VGA_VS",
                    "VGA_VS"
                ]
            },
            "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                    "proc_sys_reset_0/peripheral_aresetn",
                    "vga_controller_0/rstn",
                    "vga_controller_0/pixel_rstn"
                ]
            },
            "processing_system7_0_S_AXI_HP0_RCOUNT": {
                "ports": [
                    "processing_system7_0/S_AXI_HP0_RCOUNT",
                    "vga_controller_0/rfifo_count"
                ]
            },
            "proc_sys_reset_0_peripheral_reset": {
                "ports": [
                    "proc_sys_reset_0/peripheral_reset",
                    "vga_controller_0/fifo_rst"
                ]
            },
            "SignalIn_0_1": {
                "ports": [
                    "btns_5bits",
                    "Debouncer/SignalIn"
                ]
            },
            "Debouncer_SignalOut": {
                "ports": [
                    "Debouncer/SignalOut",
                    "axi_gpio_1/gpio_io_i"
                ]
            }
        },
        "addressing": {
            "/processing_system7_0": {
                "address_spaces": {
                    "Data": {
                        "segments": {
                            "SEG_LFSR_S00_AXI_reg": {
                                "address_block": "/LFSR/S00_AXI/S00_AXI_reg",
                                "offset": "0x43C00000",
                                "range": "64K"
                            },
                            "SEG_axi_gpio_0_Reg": {
                                "address_block": "/axi_gpio_0/S_AXI/Reg",
                                "offset": "0x41200000",
                                "range": "64K"
                            },
                            "SEG_axi_gpio_1_Reg": {
                                "address_block": "/axi_gpio_1/S_AXI/Reg",
                                "offset": "0x41210000",
                                "range": "64K"
                            },
                            "SEG_axi_timer_0_Reg": {
                                "address_block": "/axi_timer_0/S_AXI/Reg",
                                "offset": "0x42800000",
                                "range": "64K"
                            },
                            "SEG_bonustimer_0_S00_AXI_reg": {
                                "address_block": "/bonustimer/S00_AXI/S00_AXI_reg",
                                "offset": "0x43C10000",
                                "range": "64K"
                            },
                            "SEG_led_controller_0_S00_AXI_reg": {
                                "address_block": "/led_controller_0/S00_AXI/S00_AXI_reg",
                                "offset": "0x43C40000",
                                "range": "4K"
                            },
                            "SEG_zed_audio_ctrl_0_reg0": {
                                "address_block": "/zed_audio_ctrl_0/S_AXI/reg0",
                                "offset": "0x43C30000",
                                "range": "16K"
                            }
                        }
                    }
                }
            },
            "/vga_controller_0": {
                "address_spaces": {
                    "M_AXI": {
                        "segments": {
                            "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                                "offset": "0x00000000",
                                "range": "512M"
                            }
                        }
                    }
                }
            }
        }
    }
}