Warning (10720): Verilog HDL or VHDL warning at refgen_tx/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at refgen_tx/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at refgen_tx/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at refgen_tx/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at refgen_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at refgen_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/av_reconfig_bundle_to_xcvr.sv Line: 26
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 49
Warning (10720): Verilog HDL or VHDL warning at recv_rx/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/tomas/ws_cad/sdr.hdl/rx/recv_rx/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at recv_rx/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/tomas/ws_cad/sdr.hdl/rx/recv_rx/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at recv_rx/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at recv_rx/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/tomas/ws_cad/sdr.hdl/rx/recv_rx/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at recv_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at recv_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/av_reconfig_bundle_to_xcvr.sv Line: 26
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv Line: 49
Warning (13024): Output pins are stuck at VCC or GND
