set ::env(PROJECT_NAME) usb1_1_phy
set ::env(DESIGN_TOP) usb_phy_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/usb1_1_phy/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/usb1_1_phy/rtl/usb_phy_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
