#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct  8 11:25:24 2020
# Process ID: 9500
# Current directory: D:/Hardware logic Design Analysis/Prac 5/Tasks
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19412 D:\Hardware logic Design Analysis\Prac 5\Tasks\Tasks.xpr
# Log file: D:/Hardware logic Design Analysis/Prac 5/Tasks/vivado.log
# Journal file: D:/Hardware logic Design Analysis/Prac 5/Tasks\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
WARNING: [filemgmt 20-736] The current top specification, "clock_and", does not uniquely identify a single design element. Using "clock_and" (Architecture: behavior, Library: xil_defaultlib, File: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 6.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'clock_and(behavior)' found in library 'xil_defaultlib'
Duplicate found at line 25 of file D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 5.vhd
	(Active) Duplicate found at line 25 of file D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 6.vhd
[Thu Oct  8 11:27:11 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 11:28:00 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 11:28:58 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.566 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4B41A
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/clock_and.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_2 -dir {d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {clk_wiz_2} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz_2]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_wiz_2' to 'clk_wiz_2' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_2'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_2'...
catch { config_ip_cache -export [get_ips -all clk_wiz_2] }
export_ip_user_files -of_objects [get_files {{d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci}}]
launch_runs clk_wiz_2_synth_1 -jobs 6
[Thu Oct  8 11:34:13 2020] Launched clk_wiz_2_synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/clk_wiz_2_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci}}] -directory {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.ip_user_files} -ipstatic_source_dir {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.cache/compile_simlib/modelsim} {questa=D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.cache/compile_simlib/questa} {riviera=D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.cache/compile_simlib/riviera} {activehdl=D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
WARNING: [filemgmt 20-736] The current top specification, "clock_and", does not uniquely identify a single design element. Using "clock_and" (Architecture: behavior, Library: xil_defaultlib, File: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 6.vhd).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'clock_and(behavior)' found in library 'xil_defaultlib'
Duplicate found at line 25 of file D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 5.vhd
	(Active) Duplicate found at line 25 of file D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 6.vhd
[Thu Oct  8 11:36:43 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Task_5 [current_fileset]
update_compile_order -fileset sources_1
set_property top Task_5 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Hardware logic Design Analysis\Prac 5\Tasks\Tasks.srcs\sources_1\new\Task 5.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Hardware logic Design Analysis\Prac 5\Tasks\Tasks.srcs\sources_1\new\Task 6.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 11:53:05 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 11:54:54 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 11:56:10 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top Tas_6 [current_fileset]
update_compile_order -fileset sources_1
set_property target_constrs_file {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_6.xdc} [current_fileset -constrset]
set_property top Tas_6 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 12:02:43 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 12:03:26 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 12:04:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Tas_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Task_6 [current_fileset]
update_compile_order -fileset sources_1
set_property top Task_6 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 13:09:27 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 13:11:08 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 13:12:09 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 13:44:24 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 13:46:13 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 13:47:11 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 13:50:17 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 13:51:25 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 13:52:25 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 14:26:02 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 14:26:49 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 14:28:39 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 14:51:32 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 14:52:18 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 14:53:25 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:07:01 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:08:36 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:09:35 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:11:36 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:13:45 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:15:13 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2771.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3433.965 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3433.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3433.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3524.730 ; gain = 882.555
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:18:57 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:19:41 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:20:53 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:22:35 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:23:21 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:24:42 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:29:20 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:30:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:31:42 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:33:51 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:34:36 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:35:19 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:36:11 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:37:14 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:38:55 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:39:49 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:40:52 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:43:52 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:44:42 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:45:44 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:47:03 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:47:57 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:49:14 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 15:52:00 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 15:52:51 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 15:53:58 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 16:00:06 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 16:00:59 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:02:19 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 16:04:35 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 16:05:19 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:06:20 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 16:12:30 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 16:13:20 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:14:20 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 16:19:16 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 16:20:28 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:21:36 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:23:26 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Thu Oct  8 16:23:26 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 16:25:42 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 16:27:15 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:28:14 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [filemgmt 20-742] The top module "Task_6" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Thu Oct  8 16:29:37 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Thu Oct  8 16:29:37 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property top Task_6 [current_fileset]
update_compile_order -fileset sources_1
set_property top Task_6 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:30:45 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Thu Oct  8 16:30:45 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:34:10 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Thu Oct  8 16:34:10 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 16:38:51 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 16:39:49 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:40:52 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 16:43:34 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 16:44:23 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:45:27 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 16:48:18 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Oct  8 16:49:17 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:50:54 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 16:53:16 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.dcp' for cell 'pixel_clock'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3565.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pixel_clock/inst'
Finished Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pixel_clock/inst'
Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pixel_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
Finished Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pixel_clock/inst'
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[1]}'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_carry'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_carry'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_5.xdc]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_5.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_6.xdc]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_6.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led7'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led7'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led8'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led8'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led9'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led9'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3747.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3747.598 ; gain = 0.000
[Thu Oct  8 16:54:18 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 16:55:13 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:04:35 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:05:23 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:06:41 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:10:04 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:10:52 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:11:54 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:15:50 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:16:47 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:18:02 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:20:38 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:21:33 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:22:39 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:25:57 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:27:17 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:28:20 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:30:10 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:30:57 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:32:00 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:35:09 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:35:56 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:37:02 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:40:22 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:41:30 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:42:36 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:50:51 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:51:37 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:52:36 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 17:56:22 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 17:57:11 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 17:58:15 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:02:46 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:03:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:04:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:06:40 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:07:28 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:08:27 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:10:04 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:10:48 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:11:47 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:19:37 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:21:06 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:22:17 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:25:08 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:25:58 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:27:16 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:29:14 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:30:33 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:32:12 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:34:06 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:34:52 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:35:56 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:38:06 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:39:17 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:40:32 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:42:13 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:43:00 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:44:21 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:47:49 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:48:33 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:49:36 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:53:49 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 18:55:23 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 18:56:23 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 18:58:03 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 19:05:39 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 19:06:25 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 19:07:53 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 19:11:15 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 19:12:02 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 19:14:02 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 19:58:48 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 19:59:33 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 20:00:33 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 20:05:23 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 20:06:20 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 20:07:19 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 20:10:08 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 20:11:06 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 20:12:04 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 20:27:49 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 20:28:41 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 20:29:44 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 20:43:59 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1

launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 20:44:40 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 20:45:31 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 20:46:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 20:56:00 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 20:56:51 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 20:57:56 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 20:59:19 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:00:03 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:01:23 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:06:06 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:06:53 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:07:51 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:14:52 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:15:43 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:17:02 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:21:01 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:21:45 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:22:43 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:24:34 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:25:21 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:26:22 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:31:42 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:32:32 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:33:51 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:35:24 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:36:09 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:37:10 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:42:28 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:43:53 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:44:55 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:46:38 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:47:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:48:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:50:55 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:51:41 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:52:40 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 21:54:48 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 21:55:33 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 21:57:23 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:02:10 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:02:54 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:03:56 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:06:50 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:07:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:08:35 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:11:54 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:12:54 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:13:53 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:16:17 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:17:00 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:17:59 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:19:41 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:20:26 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:21:25 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:22:59 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:23:44 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:24:51 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:26:15 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:29:18 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:30:09 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:31:11 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:35:38 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1

launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:35:58 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:37:15 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:38:13 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:40:53 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:41:40 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:43:00 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:45:21 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:46:08 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:47:29 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:51:02 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:52:33 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 22:53:51 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:56:37 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 22:57:50 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Thu Oct  8 22:59:47 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct  8 23:00:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Oct  8 23:01:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB4B41A
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 09:18:18 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 09:19:49 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 09:20:52 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4B41A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 09:29:02 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 09:29:51 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 09:30:52 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 09:41:02 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 09:41:54 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 09:43:02 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 09:48:42 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 09:49:31 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 09:50:35 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 09:52:24 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 09:52:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 09:54:23 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 10:13:29 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 10:14:17 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 10:15:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 10:22:32 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 10:23:21 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 10:27:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 10:36:58 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 10:38:00 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 10:39:21 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 10:42:05 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1

launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 10:42:45 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 10:43:49 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 10:45:05 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 11:05:52 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 11:06:39 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 11:07:43 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 11:17:46 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 11:18:35 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 11:19:40 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 11:27:18 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 11:28:10 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 11:29:14 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 11:36:11 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 11:36:57 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 11:37:57 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 11:40:13 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 11:41:01 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 11:42:23 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 11:46:18 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 11:47:06 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 11:48:10 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 11:55:05 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 11:55:49 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 11:57:10 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 12:14:41 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 12:16:41 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 12:17:43 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 12:25:13 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 12:26:37 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 12:27:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 12:28:31 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 12:31:17 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 12:31:17 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 12:37:37 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 12:37:37 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 12:38:12 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 12:38:12 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 12:42:15 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 12:42:15 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 12:46:26 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 12:47:40 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 12:48:39 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 12:51:37 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 12:52:24 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 12:53:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 12:55:52 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1

launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 12:56:27 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 12:58:02 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 12:59:13 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:02:35 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 13:03:29 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 13:04:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:10:11 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 13:10:58 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3806.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 3806.418 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 3806.418 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4260.473 ; gain = 467.777
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:16:07 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 13:17:18 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 13:19:13 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:23:04 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 13:23:58 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:25:21 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.dcp' for cell 'pixel_clock'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4287.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pixel_clock/inst'
Finished Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pixel_clock/inst'
Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pixel_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
Finished Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pixel_clock/inst'
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[1]}'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_carry'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_carry'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_5.xdc]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_5.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_6.xdc]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_6.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led7'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led7'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led8'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led8'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led9'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led9'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4287.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4287.352 ; gain = 0.000
[Fri Oct  9 13:26:20 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 13:27:17 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:30:17 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1

launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:30:37 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 13:31:44 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 13:32:43 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:35:34 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:36:55 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:36:58 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 13:37:04 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 13:37:05 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 13:39:58 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 13:39:58 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:47:05 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 13:47:55 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 13:48:52 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 13:52:02 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 13:52:45 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 13:53:57 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:00:27 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:01:11 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:02:07 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:04:15 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:05:03 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:06:35 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:11:46 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 14:11:46 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1

launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:12:44 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:13:48 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:15:04 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:17:12 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:18:26 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 14:18:26 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:19:13 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 14:19:13 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:21:35 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:22:19 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:23:18 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:25:55 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:26:42 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:27:40 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:29:44 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:30:27 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:31:33 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_7.xdc} w ]
add_files -fileset constrs_1 {{D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_7.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:35:02 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:35:44 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:36:46 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:40:32 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:41:18 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:42:18 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:44:58 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:45:42 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:46:42 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:34]
CRITICAL WARNING: [HDL 9-806] Syntax error near "7". [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/new/Task 7.vhd:38]
[Fri Oct  9 14:48:14 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 14:48:59 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 14:50:03 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top Task_7 [current_fileset]
update_compile_order -fileset sources_1
set_property top Task_7 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 15:17:58 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 15:19:08 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 15:20:05 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 15:29:42 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 15:30:50 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 15:32:00 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 15:35:52 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 15:36:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 15:37:37 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 15:39:55 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 15:40:41 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 15:42:02 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 15:49:46 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 15:50:34 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 15:52:26 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.dcp' for cell 'pixel_clock'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4287.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Task_7' is not ideal for floorplanning, since the cellview 'Task_7' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pixel_clock/inst'
Finished Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'pixel_clock/inst'
Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pixel_clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
Finished Parsing XDC File [d:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'pixel_clock/inst'
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc]
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[1]}'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'diff[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_carry'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B_carry'. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_2.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 3/Task_3.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_5.xdc]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_5.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_6.xdc]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_6.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc]
WARNING: [Vivado 12-584] No ports matched 'led1'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led4'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led5'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led6'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led7'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led7'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led8'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led8'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led9'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led9'. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc:64]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_4.xdc]
Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_7.xdc]
Finished Parsing XDC File [D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.srcs/constrs_1/new/Task_7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4287.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 4287.352 ; gain = 0.000
[Fri Oct  9 15:53:30 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 15:54:29 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 15:57:07 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 15:57:54 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 15:59:41 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:00:49 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 16:01:54 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top Task_6 [current_fileset]
update_compile_order -fileset sources_1
set_property top Task_6 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:08:07 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:08:57 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 16:09:57 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:14:41 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:15:52 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 16:16:59 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:19:30 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:20:56 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:23:21 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:24:16 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 16:25:15 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:26:48 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:27:40 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 16:28:41 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:31:06 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:31:53 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:33:03 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:34:02 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:34:58 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 16:35:55 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:37:21 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:38:07 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4287.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 4287.352 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 4287.352 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 16:40:22 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:43:23 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:45:32 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 16:46:45 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri Oct  9 16:50:14 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:50:58 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Oct  9 16:51:56 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:56:09 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 16:56:09 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Oct  9 16:58:38 2020] Launched synth_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/synth_1/runme.log
[Fri Oct  9 16:58:38 2020] Launched impl_1...
Run output will be captured here: D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Hardware logic Design Analysis/Prac 5/Tasks/Tasks.runs/impl_1/Task_6.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  9 17:01:06 2020...
