Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:22:52 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree/post_place_timing_summary.rpt
| Design       : system
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.491        0.000                      0                  935        0.181        0.000                      0                  935        3.950        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.491        0.000                      0                  935        0.181        0.000                      0                  935        3.950        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 pipereg15/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem/dmem_replace/ram_reg_0_15_6_6/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 1.796ns (22.288%)  route 6.262ns (77.712%))
  Logic Levels:           15  (LUT3=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=388, unset)          0.704     0.704    pipereg15/clk
    SLICE_X41Y62         FDRE                                         r  pipereg15/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  pipereg15/q_reg/Q
                         net (fo=124, estimated)      0.710     1.755    pipereg14/result0
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.097     1.852 f  pipereg14/eq0_carry_i_12/O
                         net (fo=5, estimated)        0.684     2.536    pipereg14/eq0_carry_i_12_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.097     2.633 f  pipereg14/ram_reg_0_15_0_0_i_9/O
                         net (fo=4, estimated)        0.340     2.973    pipereg/ram_reg_0_15_0_0_i_5_2
    SLICE_X40Y55         LUT6 (Prop_lut6_I5_O)        0.097     3.070 r  pipereg/ram_reg_0_7_11_11_i_9/O
                         net (fo=1, estimated)        0.288     3.358    pipereg/ram_reg_0_7_11_11_i_9_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.097     3.455 f  pipereg/ram_reg_0_7_11_11_i_7/O
                         net (fo=2, estimated)        0.347     3.802    pipereg/ram_reg_0_7_11_11_i_7_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.097     3.899 r  pipereg/ram_reg_0_7_16_16_i_11/O
                         net (fo=1, estimated)        0.399     4.298    pipereg14/ram_reg_0_7_21_21_i_11_1
    SLICE_X41Y57         LUT6 (Prop_lut6_I1_O)        0.097     4.395 f  pipereg14/ram_reg_0_7_16_16_i_9/O
                         net (fo=2, estimated)        0.312     4.707    pipereg14/ram_reg_0_7_16_16_i_9_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.097     4.804 r  pipereg14/ram_reg_0_7_21_21_i_11/O
                         net (fo=1, estimated)        0.197     5.001    pipereg14/ram_reg_0_7_21_21_i_11_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.097     5.098 f  pipereg14/ram_reg_0_7_21_21_i_9/O
                         net (fo=2, estimated)        0.426     5.524    reg_file/regfile1_replace/ram_reg_0_7_26_26_i_9_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.097     5.621 r  reg_file/regfile1_replace/ram_reg_0_7_26_26_i_11/O
                         net (fo=1, estimated)        0.322     5.943    reg_file/regfile1_replace/ram_reg_0_7_26_26_i_11_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I1_O)        0.097     6.040 f  reg_file/regfile1_replace/ram_reg_0_7_26_26_i_9/O
                         net (fo=2, estimated)        0.304     6.344    reg_file/regfile1_replace/ram_reg_0_7_26_26_i_9_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.097     6.441 r  reg_file/regfile1_replace/ram_reg_0_7_0_0_i_22/O
                         net (fo=1, estimated)        0.300     6.741    reg_file/regfile1_replace/ram_reg_0_7_0_0_i_22_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.097     6.838 f  reg_file/regfile1_replace/ram_reg_0_7_0_0_i_19/O
                         net (fo=2, estimated)        0.217     7.055    reg_file/regfile1_replace/ram_reg_0_7_0_0_i_19_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I0_O)        0.097     7.152 f  reg_file/regfile1_replace/ram_reg_0_7_0_0_i_15/O
                         net (fo=2, estimated)        0.430     7.582    reg_file/regfile1_replace/out_reg[27]_0
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.097     7.679 r  reg_file/regfile1_replace/ram_reg_0_7_31_31_i_4/O
                         net (fo=3, estimated)        0.410     8.089    reg_file/regfile1_replace/ram_reg_0_7_31_31_i_4_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.097     8.186 r  reg_file/regfile1_replace/ram_reg_0_15_0_0_i_2/O
                         net (fo=32, estimated)       0.576     8.762    data_mem/dmem_replace/ram_reg_0_15_6_6/WE
    SLICE_X38Y55         RAMS32                                       r  data_mem/dmem_replace/ram_reg_0_15_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=388, unset)          0.669    10.669    data_mem/dmem_replace/ram_reg_0_15_6_6/WCLK
    SLICE_X38Y55         RAMS32                                       r  data_mem/dmem_replace/ram_reg_0_15_6_6/SP/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X38Y55         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.380    10.253    data_mem/dmem_replace/ram_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  1.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ifetch/imem_replace/out1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipereg/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.990%)  route 0.073ns (33.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=388, unset)          0.411     0.411    ifetch/imem_replace/clk
    SLICE_X38Y58         FDRE                                         r  ifetch/imem_replace/out1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.148     0.559 r  ifetch/imem_replace/out1_reg[8]/Q
                         net (fo=1, estimated)        0.073     0.632    pipereg/out1[8]
    SLICE_X39Y58         FDRE                                         r  pipereg/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=388, unset)          0.432     0.432    pipereg/clk
    SLICE_X39Y58         FDRE                                         r  pipereg/q_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.018     0.450    pipereg/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         10.000      8.410      DSP48_X2Y22   mul/fake_mult_one/result0/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.050         5.000       3.950      SLICE_X38Y57  data_mem/dmem_replace/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.050         5.000       3.950      SLICE_X38Y57  data_mem/dmem_replace/ram_reg_0_15_0_0/SP/CLK



