Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Jul  9 22:01:42 2018
| Host         : iqayesha-OptiPlex-9010 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_methodology -file ucecho_methodology_drc_routed.rpt -pb ucecho_methodology_drc_routed.pb -rpx ucecho_methodology_drc_routed.rpx
| Design       : ucecho
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dev_miso relative to clock(s) fxclk_in
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on lsi_clk relative to clock(s) fxclk_in
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on lsi_mosi relative to clock(s) fxclk_in
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on lsi_stop relative to clock(s) fxclk_in
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset_in relative to clock(s) fxclk_in
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on dev_mosi relative to clock(s) fxclk_in
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dev_sclk relative to clock(s) fxclk_in
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dev_ss relative to clock(s) fxclk_in
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on lsi_miso relative to clock(s) fxclk_in
Related violations: <none>


