#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2571b20 .scope module, "TestBench" "TestBench" 2 14;
 .timescale 0 0;
v0x25d5710_0 .var "CLK", 0 0;
v0x25d5790_0 .var "RST", 0 0;
v0x25d5810_0 .var/i "count", 31 0;
v0x25d5890_0 .var/i "end_count", 31 0;
v0x25d5910_0 .var/i "handle", 31 0;
S_0x25abd40 .scope module, "cpu" "Simple_Single_CPU" 2 23, 3 11, S_0x2571b20;
 .timescale 0 0;
L_0x25d62c0 .functor AND 1, v0x25d1630_0, v0x25d3830_0, C4<1>, C4<1>;
v0x25d4610_0 .net "Add_1o", 31 0, v0x25d4130_0; 1 drivers
v0x25d4690_0 .net "Add_2o", 31 0, v0x25d06e0_0; 1 drivers
v0x25d4760_0 .net "Instr", 31 0, v0x25d3d10_0; 1 drivers
v0x25d47e0_0 .net "Pc_out", 31 0, v0x25d4490_0; 1 drivers
v0x25d4890_0 .net "Read_d1", 31 0, L_0x25d2f00; 1 drivers
v0x25d4960_0 .net "Read_d2", 31 0, L_0x25d5d40; 1 drivers
v0x25d4a70_0 .net "Shif_o", 31 0, v0x25d0a30_0; 1 drivers
v0x25d4b40_0 .net "Sign_ex", 31 0, v0x25d26a0_0; 1 drivers
v0x25d4c10_0 .net "alu_ct_o", 3 0, v0x25d2280_0; 1 drivers
v0x25d4c90_0 .net "alu_op", 2 0, v0x25d3780_0; 1 drivers
v0x25d4d10_0 .net "alu_result", 31 0, v0x25d1360_0; 1 drivers
v0x25d4de0_0 .net "alusrc", 0 0, v0x25d36b0_0; 1 drivers
v0x25d4f20_0 .net "branch", 0 0, v0x25d3830_0; 1 drivers
v0x25d4fa0_0 .net "clk_i", 0 0, v0x25d5710_0; 1 drivers
v0x25d50f0_0 .net "mux_1o", 4 0, v0x25d3410_0; 1 drivers
v0x25d51c0_0 .net "mux_2o", 31 0, v0x25d1a10_0; 1 drivers
v0x25d5020_0 .net "mux_3o", 31 0, v0x25d02e0_0; 1 drivers
v0x25d5370_0 .net "regdst", 0 0, v0x25d38b0_0; 1 drivers
v0x25d5490_0 .net "regwrite", 0 0, v0x25d3990_0; 1 drivers
v0x25d5560_0 .net "rst_i", 0 0, v0x25d5790_0; 1 drivers
v0x25d5690_0 .net "zero", 0 0, v0x25d1630_0; 1 drivers
L_0x25d5990 .part v0x25d3d10_0, 26, 6;
L_0x25d5a30 .part v0x25d3d10_0, 16, 5;
L_0x25d5ad0 .part v0x25d3d10_0, 11, 5;
L_0x25d5df0 .part v0x25d3d10_0, 21, 5;
L_0x25d5ee0 .part v0x25d3d10_0, 16, 5;
L_0x25d5fd0 .part v0x25d3d10_0, 0, 16;
L_0x25d6070 .part v0x25d3d10_0, 0, 6;
L_0x25d6220 .part v0x25d3d10_0, 6, 5;
S_0x25d4200 .scope module, "PC" "ProgramCounter" 3 50, 4 12, S_0x25abd40;
 .timescale 0 0;
v0x25d4310_0 .alias "clk_i", 0 0, v0x25d4fa0_0;
v0x25d43e0_0 .alias "pc_in_i", 31 0, v0x25d5020_0;
v0x25d4490_0 .var "pc_out_o", 31 0;
v0x25d4560_0 .alias "rst_i", 0 0, v0x25d5560_0;
E_0x25d0630 .event posedge, v0x25d2f80_0;
S_0x25d3e60 .scope module, "Adder1" "Adder" 3 56, 5 12, S_0x25abd40;
 .timescale 0 0;
v0x25d3fc0_0 .net "src1_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x25d4080_0 .alias "src2_i", 31 0, v0x25d47e0_0;
v0x25d4130_0 .var "sum_o", 31 0;
E_0x25d3f50 .event edge, v0x25d3db0_0, v0x25d3fc0_0;
S_0x25d3b00 .scope module, "IM" "Instr_Memory" 3 61, 6 12, S_0x25abd40;
 .timescale 0 0;
v0x25d3bf0 .array "Instr_Mem", 31 0, 31 0;
v0x25d3c70_0 .var/i "i", 31 0;
v0x25d3d10_0 .var "instr_o", 31 0;
v0x25d3db0_0 .alias "pc_addr_i", 31 0, v0x25d47e0_0;
E_0x25d3930 .event edge, v0x25d3db0_0;
S_0x25d3570 .scope module, "Decoder" "Decoder" 3 66, 7 12, S_0x25abd40;
 .timescale 0 0;
v0x25d36b0_0 .var "ALUSrc_o", 0 0;
v0x25d3780_0 .var "ALU_op_o", 2 0;
v0x25d3830_0 .var "Branch_o", 0 0;
v0x25d38b0_0 .var "RegDst_o", 0 0;
v0x25d3990_0 .var "RegWrite_o", 0 0;
v0x25d3a40_0 .net "instr_op_i", 5 0, L_0x25d5990; 1 drivers
E_0x25d3660 .event edge, v0x25d3a40_0;
S_0x25d30f0 .scope module, "Mux_Write_Reg" "MUX_2to1" 3 74, 8 12, S_0x25abd40;
 .timescale 0 0;
P_0x25d2db8 .param/l "size" 8 19, +C4<0101>;
v0x25d32b0_0 .net "data0_i", 4 0, L_0x25d5a30; 1 drivers
v0x25d3370_0 .net "data1_i", 4 0, L_0x25d5ad0; 1 drivers
v0x25d3410_0 .var "data_o", 4 0;
v0x25d34c0_0 .alias "select_i", 0 0, v0x25d5370_0;
E_0x25d3260 .event edge, v0x25d34c0_0, v0x25d32b0_0, v0x25d3370_0;
S_0x25d2770 .scope module, "RF" "Reg_File" 3 80, 9 11, S_0x25abd40;
 .timescale 0 0;
L_0x25d2f00 .functor BUFZ 32, L_0x25d5c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x25d5d40 .functor BUFZ 32, L_0x25d5ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x25d28a0_0 .alias "RDaddr_i", 4 0, v0x25d50f0_0;
v0x25d2960_0 .alias "RDdata_i", 31 0, v0x25d4d10_0;
v0x25d2a10_0 .net "RSaddr_i", 4 0, L_0x25d5df0; 1 drivers
v0x25d2a90_0 .alias "RSdata_o", 31 0, v0x25d4890_0;
v0x25d2b70_0 .net "RTaddr_i", 4 0, L_0x25d5ee0; 1 drivers
v0x25d2bf0_0 .alias "RTdata_o", 31 0, v0x25d4960_0;
v0x25d2cb0_0 .alias "RegWrite_i", 0 0, v0x25d5490_0;
v0x25d2d30 .array/s "Reg_File", 31 0, 31 0;
v0x25d2e00_0 .net *"_s0", 31 0, L_0x25d5c00; 1 drivers
v0x25d2e80_0 .net *"_s4", 31 0, L_0x25d5ca0; 1 drivers
v0x25d2f80_0 .alias "clk_i", 0 0, v0x25d4fa0_0;
v0x25d3000_0 .alias "rst_i", 0 0, v0x25d5560_0;
E_0x25d19e0 .event posedge, v0x25d2f80_0, v0x25d3000_0;
L_0x25d5c00 .array/port v0x25d2d30, L_0x25d5df0;
L_0x25d5ca0 .array/port v0x25d2d30, L_0x25d5ee0;
S_0x25d24b0 .scope module, "SE" "Sign_Extend" 3 91, 10 12, S_0x25abd40;
 .timescale 0 0;
v0x25d25e0_0 .net "data_i", 15 0, L_0x25d5fd0; 1 drivers
v0x25d26a0_0 .var "data_o", 31 0;
E_0x25d12b0 .event edge, v0x25d25e0_0;
S_0x25d1b70 .scope module, "AC" "ALU_Ctrl" 3 95, 11 12, S_0x25abd40;
 .timescale 0 0;
P_0x25d1c68 .param/l "alu_add" 11 29, C4<0000>;
P_0x25d1c90 .param/l "alu_and" 11 31, C4<0010>;
P_0x25d1cb8 .param/l "alu_beq" 11 34, C4<0101>;
P_0x25d1ce0 .param/l "alu_bne" 11 37, C4<1000>;
P_0x25d1d08 .param/l "alu_lui" 11 36, C4<0111>;
P_0x25d1d30 .param/l "alu_lup" 11 38, C4<1001>;
P_0x25d1d58 .param/l "alu_or" 11 32, C4<0011>;
P_0x25d1d80 .param/l "alu_slt" 11 33, C4<0100>;
P_0x25d1da8 .param/l "alu_sra" 11 35, C4<0110>;
P_0x25d1dd0 .param/l "alu_srav" 11 39, C4<1010>;
P_0x25d1df8 .param/l "alu_sub" 11 30, C4<0001>;
v0x25d2280_0 .var "ALUCtrl_o", 3 0;
v0x25d2370_0 .alias "ALUOp_i", 2 0, v0x25d4c90_0;
v0x25d2410_0 .net "funct_i", 5 0, L_0x25d6070; 1 drivers
E_0x25d2230 .event edge, v0x25d2370_0, v0x25d2410_0;
S_0x25d16d0 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 101, 8 12, S_0x25abd40;
 .timescale 0 0;
P_0x25d17c8 .param/l "size" 8 19, +C4<0100000>;
v0x25d18a0_0 .alias "data0_i", 31 0, v0x25d4960_0;
v0x25d1960_0 .alias "data1_i", 31 0, v0x25d4b40_0;
v0x25d1a10_0 .var "data_o", 31 0;
v0x25d1ac0_0 .alias "select_i", 0 0, v0x25d4de0_0;
E_0x25d1480 .event edge, v0x25d1ac0_0, v0x25d18a0_0, v0x25d0990_0;
S_0x25d0ae0 .scope module, "ALU" "ALU" 3 107, 12 12, S_0x25abd40;
 .timescale 0 0;
P_0x25d0bd8 .param/l "alu_add" 12 38, C4<0000>;
P_0x25d0c00 .param/l "alu_and" 12 40, C4<0010>;
P_0x25d0c28 .param/l "alu_beq" 12 43, C4<0101>;
P_0x25d0c50 .param/l "alu_bne" 12 46, C4<1000>;
P_0x25d0c78 .param/l "alu_lui" 12 45, C4<0111>;
P_0x25d0ca0 .param/l "alu_lup" 12 47, C4<1001>;
P_0x25d0cc8 .param/l "alu_or" 12 41, C4<0011>;
P_0x25d0cf0 .param/l "alu_slt" 12 42, C4<0100>;
P_0x25d0d18 .param/l "alu_sra" 12 44, C4<0110>;
P_0x25d0d40 .param/l "alu_srav" 12 48, C4<1010>;
P_0x25d0d68 .param/l "alu_sub" 12 39, C4<0001>;
v0x25d1210_0 .alias "ctrl_i", 3 0, v0x25d4c10_0;
v0x25d12e0_0 .var/s "pic", 31 0;
v0x25d1360_0 .var/s "result_o", 31 0;
v0x25d1400_0 .net/s "shamt", 4 0, L_0x25d6220; 1 drivers
v0x25d14b0_0 .alias "src1_i", 31 0, v0x25d4890_0;
v0x25d1550_0 .alias "src2_i", 31 0, v0x25d51c0_0;
v0x25d1630_0 .var/s "zero_o", 0 0;
E_0x25d11c0 .event edge, v0x25d1550_0, v0x25d14b0_0, v0x25d08d0_0;
S_0x25d0790 .scope module, "Shifter" "Shift_Left_Two_32" 3 115, 13 8, S_0x25abd40;
 .timescale 0 0;
v0x25d08d0_0 .alias "ctrl_i", 3 0, v0x25d4c10_0;
v0x25d0990_0 .alias "data_i", 31 0, v0x25d4b40_0;
v0x25d0a30_0 .var "data_o", 31 0;
E_0x25d0880 .event edge, v0x25d0990_0;
S_0x25d0430 .scope module, "Adder2" "Adder" 3 120, 5 12, S_0x25abd40;
 .timescale 0 0;
v0x25d0590_0 .alias "src1_i", 31 0, v0x25d4610_0;
v0x25d0660_0 .alias "src2_i", 31 0, v0x25d4a70_0;
v0x25d06e0_0 .var "sum_o", 31 0;
E_0x25d0520 .event edge, v0x25d0660_0, v0x25b3920_0;
S_0x257bb10 .scope module, "Mux_PC_Source" "MUX_2to1" 3 125, 8 12, S_0x25abd40;
 .timescale 0 0;
P_0x255f948 .param/l "size" 8 19, +C4<0100000>;
v0x25b3920_0 .alias "data0_i", 31 0, v0x25d4610_0;
v0x25d0240_0 .alias "data1_i", 31 0, v0x25d4690_0;
v0x25d02e0_0 .var "data_o", 31 0;
v0x25d0380_0 .net "select_i", 0 0, L_0x25d62c0; 1 drivers
E_0x2571cb0 .event edge, v0x25d0380_0, v0x25b3920_0, v0x25d0240_0;
    .scope S_0x25d4200;
T_0 ;
    %wait E_0x25d0630;
    %load/v 8, v0x25d4560_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x25d4490_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x25d43e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x25d4490_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x25d3e60;
T_1 ;
    %wait E_0x25d3f50;
    %load/v 8, v0x25d3fc0_0, 32;
    %load/v 40, v0x25d4080_0, 32;
    %add 8, 40, 32;
    %set/v v0x25d4130_0, 8, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x25d3b00;
T_2 ;
    %wait E_0x25d3930;
    %load/v 40, v0x25d3db0_0, 32;
    %movi 72, 4, 32;
    %div 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v0x25d3bf0, 32;
    %set/v v0x25d3d10_0, 8, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x25d3b00;
T_3 ;
    %set/v v0x25d3c70_0, 0, 32;
T_3.0 ;
    %load/v 8, v0x25d3c70_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 3, v0x25d3c70_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x25d3bf0, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x25d3c70_0, 32;
    %set/v v0x25d3c70_0, 8, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 6 40 "$readmemb", "CO_P2_test_data2.txt", v0x25d3bf0;
    %end;
    .thread T_3;
    .scope S_0x25d3570;
T_4 ;
    %wait E_0x25d3660;
    %load/v 8, v0x25d3a40_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 15, 6;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 13, 6;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.0 ;
    %set/v v0x25d3990_0, 1, 1;
    %set/v v0x25d3780_0, 0, 3;
    %set/v v0x25d36b0_0, 0, 1;
    %set/v v0x25d38b0_0, 1, 1;
    %set/v v0x25d3830_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %set/v v0x25d3990_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x25d3780_0, 8, 3;
    %set/v v0x25d36b0_0, 1, 1;
    %set/v v0x25d38b0_0, 0, 1;
    %set/v v0x25d3830_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %set/v v0x25d3990_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x25d3780_0, 8, 3;
    %set/v v0x25d36b0_0, 1, 1;
    %set/v v0x25d38b0_0, 0, 1;
    %set/v v0x25d3830_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %set/v v0x25d3990_0, 0, 1;
    %movi 8, 3, 3;
    %set/v v0x25d3780_0, 8, 3;
    %set/v v0x25d36b0_0, 0, 1;
    %set/v v0x25d38b0_0, 0, 1;
    %set/v v0x25d3830_0, 1, 1;
    %jmp T_4.7;
T_4.4 ;
    %set/v v0x25d3990_0, 1, 1;
    %movi 8, 4, 3;
    %set/v v0x25d3780_0, 8, 3;
    %set/v v0x25d36b0_0, 1, 1;
    %set/v v0x25d38b0_0, 0, 1;
    %set/v v0x25d3830_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %set/v v0x25d3990_0, 1, 1;
    %movi 8, 5, 3;
    %set/v v0x25d3780_0, 8, 3;
    %set/v v0x25d36b0_0, 1, 1;
    %set/v v0x25d38b0_0, 0, 1;
    %set/v v0x25d3830_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %set/v v0x25d3990_0, 0, 1;
    %movi 8, 6, 3;
    %set/v v0x25d3780_0, 8, 3;
    %set/v v0x25d36b0_0, 0, 1;
    %set/v v0x25d38b0_0, 0, 1;
    %set/v v0x25d3830_0, 1, 1;
    %jmp T_4.7;
T_4.7 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x25d30f0;
T_5 ;
    %wait E_0x25d3260;
    %load/v 8, v0x25d34c0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/v 8, v0x25d32b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x25d3410_0, 0, 8;
    %jmp T_5.2;
T_5.1 ;
    %load/v 8, v0x25d3370_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x25d3410_0, 0, 8;
    %jmp T_5.2;
T_5.2 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x25d2770;
T_6 ;
    %wait E_0x25d19e0;
    %load/v 8, v0x25d3000_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_2 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_3 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_4 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_5 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_6 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_7 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_8 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_9 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_10 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_11 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_12 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_13 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_14 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_15 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_16 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_17 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_18 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_19 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_20 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_21 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_22 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_23 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_24 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_25 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_26 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_27 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_28 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_29 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_30 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_31 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 0;
t_32 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x25d2cb0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x25d2960_0, 32;
    %ix/getv 3, v0x25d28a0_0;
    %jmp/1 t_33, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 8;
t_33 ;
    %jmp T_6.3;
T_6.2 ;
    %ix/getv 3, v0x25d28a0_0;
    %load/av 8, v0x25d2d30, 32;
    %ix/getv 3, v0x25d28a0_0;
    %jmp/1 t_34, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x25d2d30, 0, 8;
t_34 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x25d24b0;
T_7 ;
    %wait E_0x25d12b0;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_7.0, 4;
    %load/x1p 8, v0x25d25e0_0, 1;
    %jmp T_7.1;
T_7.0 ;
    %mov 8, 2, 1;
T_7.1 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %set/v v0x25d26a0_0, 0, 32;
    %load/v 8, v0x25d25e0_0, 16;
    %ix/load 0, 0, 0;
    %set/x0 v0x25d26a0_0, 8, 16;
    %jmp T_7.3;
T_7.2 ;
    %set/v v0x25d26a0_0, 1, 32;
    %load/v 8, v0x25d25e0_0, 16;
    %ix/load 0, 0, 0;
    %set/x0 v0x25d26a0_0, 8, 16;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x25d1b70;
T_8 ;
    %wait E_0x25d2230;
    %load/v 8, v0x25d2370_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_8.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_8.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.0 ;
    %load/v 8, v0x25d2410_0, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_8.8, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_8.9, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_8.10, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_8.11, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_8.12, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_8.13, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_8.14, 6;
    %jmp T_8.15;
T_8.8 ;
    %set/v v0x25d2280_0, 0, 4;
    %jmp T_8.15;
T_8.9 ;
    %movi 8, 1, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.15;
T_8.10 ;
    %movi 8, 2, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.15;
T_8.11 ;
    %movi 8, 3, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.15;
T_8.12 ;
    %movi 8, 4, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.15;
T_8.13 ;
    %movi 8, 6, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.15;
T_8.14 ;
    %movi 8, 10, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.15;
T_8.15 ;
    %jmp T_8.7;
T_8.1 ;
    %set/v v0x25d2280_0, 0, 4;
    %jmp T_8.7;
T_8.2 ;
    %movi 8, 4, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.7;
T_8.3 ;
    %movi 8, 5, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.7;
T_8.4 ;
    %movi 8, 9, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.7;
T_8.5 ;
    %movi 8, 3, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.7;
T_8.6 ;
    %movi 8, 8, 4;
    %set/v v0x25d2280_0, 8, 4;
    %jmp T_8.7;
T_8.7 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x25d16d0;
T_9 ;
    %wait E_0x25d1480;
    %load/v 8, v0x25d1ac0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/v 8, v0x25d18a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x25d1a10_0, 0, 8;
    %jmp T_9.2;
T_9.1 ;
    %load/v 8, v0x25d1960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x25d1a10_0, 0, 8;
    %jmp T_9.2;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x25d0ae0;
T_10 ;
    %wait E_0x25d11c0;
    %load/v 8, v0x25d1550_0, 32;
    %set/v v0x25d12e0_0, 8, 32;
    %load/v 8, v0x25d1210_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_10.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_10.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_10.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_10.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_10.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_10.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_10.8, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_10.9, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_10.10, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x25d1360_0, 0, 0;
    %jmp T_10.12;
T_10.0 ;
    %load/v 8, v0x25d14b0_0, 32;
    %load/v 40, v0x25d1550_0, 32;
    %add 8, 40, 32;
    %set/v v0x25d1360_0, 8, 32;
    %jmp T_10.12;
T_10.1 ;
    %load/v 8, v0x25d14b0_0, 32;
    %load/v 40, v0x25d1550_0, 32;
    %sub 8, 40, 32;
    %set/v v0x25d1360_0, 8, 32;
    %jmp T_10.12;
T_10.2 ;
    %load/v 8, v0x25d14b0_0, 32;
    %load/v 40, v0x25d1550_0, 32;
    %and 8, 40, 32;
    %set/v v0x25d1360_0, 8, 32;
    %jmp T_10.12;
T_10.3 ;
    %load/v 8, v0x25d14b0_0, 32;
    %load/v 40, v0x25d1550_0, 32;
    %or 8, 40, 32;
    %set/v v0x25d1360_0, 8, 32;
    %jmp T_10.12;
T_10.4 ;
    %load/v 8, v0x25d14b0_0, 32;
    %load/v 40, v0x25d1550_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_10.13, 8;
    %movi 9, 1, 32;
    %jmp/1  T_10.15, 8;
T_10.13 ; End of true expr.
    %jmp/0  T_10.14, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_10.15;
T_10.14 ;
    %mov 9, 0, 32; Return false value
T_10.15 ;
    %set/v v0x25d1360_0, 9, 32;
    %jmp T_10.12;
T_10.5 ;
    %load/v 8, v0x25d14b0_0, 32;
    %load/v 40, v0x25d1550_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_10.16, 8;
    %movi 9, 1, 32;
    %jmp/1  T_10.18, 8;
T_10.16 ; End of true expr.
    %jmp/0  T_10.17, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_10.18;
T_10.17 ;
    %mov 9, 0, 32; Return false value
T_10.18 ;
    %set/v v0x25d1360_0, 9, 32;
    %jmp T_10.12;
T_10.6 ;
    %load/v 8, v0x25d12e0_0, 32;
    %load/v 40, v0x25d1400_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v0x25d1360_0, 8, 32;
    %jmp T_10.12;
T_10.7 ;
    %load/v 8, v0x25d1550_0, 32;
    %ix/load 0, 16, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x25d1360_0, 8, 32;
    %jmp T_10.12;
T_10.8 ;
    %load/v 8, v0x25d14b0_0, 32;
    %load/v 40, v0x25d1550_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %jmp/0  T_10.19, 8;
    %movi 9, 1, 32;
    %jmp/1  T_10.21, 8;
T_10.19 ; End of true expr.
    %jmp/0  T_10.20, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_10.21;
T_10.20 ;
    %mov 9, 0, 32; Return false value
T_10.21 ;
    %set/v v0x25d1360_0, 9, 32;
    %jmp T_10.12;
T_10.9 ;
    %load/v 8, v0x25d1550_0, 32;
    %ix/load 0, 16, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x25d1360_0, 8, 32;
    %jmp T_10.12;
T_10.10 ;
    %load/v 8, v0x25d12e0_0, 32;
    %load/v 40, v0x25d14b0_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/s/i0  8, 32;
    %set/v v0x25d1360_0, 8, 32;
    %jmp T_10.12;
T_10.12 ;
    %load/v 8, v0x25d1360_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/0xz  T_10.22, 4;
    %set/v v0x25d1630_0, 1, 1;
    %jmp T_10.23;
T_10.22 ;
    %set/v v0x25d1630_0, 0, 1;
T_10.23 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x25d0790;
T_11 ;
    %wait E_0x25d0880;
    %load/v 8, v0x25d0990_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x25d0a30_0, 8, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x25d0430;
T_12 ;
    %wait E_0x25d0520;
    %load/v 8, v0x25d0590_0, 32;
    %load/v 40, v0x25d0660_0, 32;
    %add 8, 40, 32;
    %set/v v0x25d06e0_0, 8, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x257bb10;
T_13 ;
    %wait E_0x2571cb0;
    %load/v 8, v0x25d0380_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_13.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/v 8, v0x25b3920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x25d02e0_0, 0, 8;
    %jmp T_13.2;
T_13.1 ;
    %load/v 8, v0x25d0240_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x25d02e0_0, 0, 8;
    %jmp T_13.2;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x2571b20;
T_14 ;
    %delay 5, 0;
    %load/v 8, v0x25d5710_0, 1;
    %inv 8, 1;
    %set/v v0x25d5710_0, 8, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2571b20;
T_15 ;
    %vpi_func 2 33 "$fopen", 8, 32, "CO_P2_Result.txt";
    %set/v v0x25d5910_0, 8, 32;
    %set/v v0x25d5710_0, 0, 1;
    %set/v v0x25d5790_0, 0, 1;
    %set/v v0x25d5810_0, 0, 32;
    %movi 8, 25, 32;
    %set/v v0x25d5890_0, 8, 32;
    %delay 10, 0;
    %set/v v0x25d5790_0, 1, 1;
    %delay 250, 0;
    %vpi_call 2 39 "$fclose", v0x25d5910_0;
    %vpi_call 2 39 "$stop";
    %end;
    .thread T_15;
    .scope S_0x2571b20;
T_16 ;
    %wait E_0x25d0630;
    %load/v 8, v0x25d5810_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x25d5810_0, 8, 32;
    %load/v 8, v0x25d5810_0, 32;
    %cmpi/u 8, 25, 32;
    %jmp/0xz  T_16.0, 4;
    %vpi_call 2 46 "$fdisplay", v0x25d5910_0, "r0=%d, r1=%d, r2=%d, r3=%d, r4=%d, r5=%d, r6=%d, r7=%d, r8=%d, r9=%d, r10=%d, r11=%d, r12=%d", &A<v0x25d2d30, 0>, &A<v0x25d2d30, 1>, &A<v0x25d2d30, 2>, &A<v0x25d2d30, 3>, &A<v0x25d2d30, 4>, &A<v0x25d2d30, 5>, &A<v0x25d2d30, 6>, &A<v0x25d2d30, 7>, &A<v0x25d2d30, 8>, &A<v0x25d2d30, 9>, &A<v0x25d2d30, 10>, &A<v0x25d2d30, 11>, &A<v0x25d2d30, 12>;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "Simple_Single_CPU.v";
    "ProgramCounter.v";
    "Adder.v";
    "Instr_Memory.v";
    "Decoder.v";
    "MUX_2to1.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Shift_Left_Two_32.v";
