digraph G {
bgcolor=transparent;
label="Interrupt Paths in an AIA System";
rankdir=LR;
splines=ortho;
subgraph main {
cluster=True;
label="";
pencolor=transparent;
node [shape=box];
msi_device_0 [label="MSI Device 0"];
msi_device_1 [label="MSI Device 1"];
msi_device__ [label="MSI Device ..."];
subgraph aplic {
bgcolor="#F8CECC";
cluster=True;
label=APLIC;
pencolor="#B85450";
style=filled;
m_domain [height=1.5, label="M Domain"];
s_domain [height=1.5, label="S Domain"];
}

wired_device_0 [label="Wired Device 0"];
wired_device_1 [label="Wired Device 1"];
wired_device__ [label="Wired Device ..."];
bus_network [height=7, label=Bus];
subgraph imsic_hart_0 {
cluster=True;
label="";
pencolor=transparent;
subgraph imsic_0 {
bgcolor="#F8CECC";
cluster=True;
label="IMSIC 0";
pencolor="#B85450";
style=filled;
imsic_0_mint_file [label="M IntFile"];
imsic_0_sint_file [label="S IntFile"];
imsic_0_vsint_file_0 [label="VS IntFile 0"];
imsic_0_vsint_file__ [label="VS IntFile ..."];
}

hart_0 [height=3.2, label="Hart 0"];
}

subgraph imsic_hart__ {
cluster=True;
label="";
pencolor=transparent;
subgraph imsic__ {
bgcolor="#F8CECC";
cluster=True;
label="IMSIC ...";
pencolor="#B85450";
style=filled;
imsic___mint_file [label="M IntFile"];
imsic___sint_file [label="S IntFile"];
imsic___vsint_file_0 [label="VS IntFile 0"];
imsic___vsint_file__ [label="VS IntFile ..."];
}

hart__ [height=3.2, label="Hart ..."];
}

msi_device_0 -> bus_network  [color="black:invis:black"];
msi_device_1 -> bus_network  [color="black:invis:black"];
msi_device__ -> bus_network  [color="black:invis:black"];
m_domain -> bus_network  [color="black:invis:black"];
s_domain -> bus_network  [color="black:invis:black"];
s_domain -> bus_network  [color="black:invis:black"];
m_domain -> s_domain  [constraint=False];
m_domain -> s_domain  [constraint=False];
wired_device_0 -> m_domain;
wired_device_1 -> m_domain;
wired_device__ -> m_domain;
imsic_0_mint_file -> hart_0;
bus_network -> imsic_0_mint_file  [color="black:invis:black"];
imsic_0_sint_file -> hart_0;
bus_network -> imsic_0_sint_file  [color="black:invis:black"];
imsic_0_vsint_file_0 -> hart_0;
bus_network -> imsic_0_vsint_file_0  [color="black:invis:black"];
imsic_0_vsint_file__ -> hart_0;
bus_network -> imsic_0_vsint_file__  [color="black:invis:black"];
imsic___mint_file -> hart__;
bus_network -> imsic___mint_file  [color="black:invis:black"];
imsic___sint_file -> hart__;
bus_network -> imsic___sint_file  [color="black:invis:black"];
imsic___vsint_file_0 -> hart__;
bus_network -> imsic___vsint_file_0  [color="black:invis:black"];
imsic___vsint_file__ -> hart__;
bus_network -> imsic___vsint_file__  [color="black:invis:black"];
}

subgraph legend {
cluster=True;
label=Legend;
pencolor=gray;
"legend_$wire_edge_src" [label=wire, shape=plain];
"legend_$wire_edge_dst" [label=" ", shape=plain];
"legend_$wire_edge_src" -> "legend_$wire_edge_dst";
"legend_$message_edge_src" [label=message, shape=plain];
"legend_$message_edge_dst" [label=" ", shape=plain];
"legend_$message_edge_src" -> "legend_$message_edge_dst"  [color="black:invis:black"];
}

}
