{
  "comments": [
    {
      "key": {
        "uuid": "c919c782_3552b414",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 340,
      "author": {
        "id": 1000298
      },
      "writtenOn": "2020-11-25T16:11:10Z",
      "side": 1,
      "message": "Arm ARM defines TCF0 as a 2 bit field at SCTLR_EL1[39:38]\nI didn\u0027t manage to find any other definition on internal docs",
      "range": {
        "startLine": 340,
        "startChar": 8,
        "endLine": 340,
        "endChar": 22
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "30a9eca8_9bf1b5b3",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 340,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-11-25T16:49:56Z",
      "side": 1,
      "message": "Done. Thanks for your comments.",
      "parentUuid": "c919c782_3552b414",
      "range": {
        "startLine": 340,
        "startChar": 8,
        "endLine": 340,
        "endChar": 22
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "1abb7ba8_414d26a0",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 341,
      "author": {
        "id": 1000298
      },
      "writtenOn": "2020-11-25T16:11:10Z",
      "side": 1,
      "message": "Arm ARM defines TCF as a 2 bits field at SCTLR_EL1[41:40]\nI didn\u0027t manage to find any other definition on internal docs",
      "range": {
        "startLine": 341,
        "startChar": 8,
        "endLine": 341,
        "endChar": 21
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "a67db766_cdb9384e",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 341,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-11-25T16:49:56Z",
      "side": 1,
      "message": "Done.",
      "parentUuid": "1abb7ba8_414d26a0",
      "range": {
        "startLine": 341,
        "startChar": 8,
        "endLine": 341,
        "endChar": 21
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "fc5cdff9_716b8051",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 345,
      "author": {
        "id": 1000467
      },
      "writtenOn": "2020-11-25T15:12:15Z",
      "side": 1,
      "message": "Should there be a define for SCTLR_TWEDEL at bits [49:46]?",
      "range": {
        "startLine": 345,
        "startChar": 15,
        "endLine": 345,
        "endChar": 24
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "77654168_c8e34b25",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 345,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-11-25T15:34:32Z",
      "side": 1,
      "message": "Adding definition of SCTLR_TWEDEL will require mask and shift, see lines #360 and #361, where are similar definitions for SCR. SCTLR_TWEDEL is not used anywhere in TF-A code, but SCR_TWEDEL_MASK is used instead. All othere bit fields were added in SCTLR_ELx for consistency and to improve understanding of SCTLR_ELx_RES1 values.",
      "parentUuid": "fc5cdff9_716b8051",
      "range": {
        "startLine": 345,
        "startChar": 15,
        "endLine": 345,
        "endChar": 24
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "7df38ea2_7385195a",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 345,
      "author": {
        "id": 1000467
      },
      "writtenOn": "2020-11-25T15:59:12Z",
      "side": 1,
      "message": "Why is this? Because it is multiple bits? In which case why is having the define SCTLR_TCF0_BIT ok as this spans bits [39:38]?",
      "parentUuid": "77654168_c8e34b25",
      "range": {
        "startLine": 345,
        "startChar": 15,
        "endLine": 345,
        "endChar": 24
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "7b784391_56352fa7",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 345,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-11-25T16:49:56Z",
      "side": 1,
      "message": "Added SCTLR_TWEDEL definitions. Thanks for your comments.",
      "parentUuid": "7df38ea2_7385195a",
      "range": {
        "startLine": 345,
        "startChar": 15,
        "endLine": 345,
        "endChar": 24
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "619f2ada_ee39e847",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 346,
      "author": {
        "id": 1000467
      },
      "writtenOn": "2020-11-25T15:12:15Z",
      "side": 1,
      "message": "Where did you find the assignments for these bits? In the ArmArm they show up as Reserved",
      "range": {
        "startLine": 346,
        "startChar": 8,
        "endLine": 346,
        "endChar": 23
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "de220c56_5602e3a7",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 346,
      "author": {
        "id": 1000467
      },
      "writtenOn": "2020-11-25T15:17:09Z",
      "side": 1,
      "message": "I was looking at version ARM DDI 0487F.c page D13-3396",
      "parentUuid": "619f2ada_ee39e847",
      "range": {
        "startLine": 346,
        "startChar": 8,
        "endLine": 346,
        "endChar": 23
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "5835fec2_8e36f9b2",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 346,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2020-11-25T15:34:32Z",
      "side": 1,
      "message": "https://developer.arm.com/docs/ddi0595/i/aarch64-system-registers/sctlr_el1",
      "parentUuid": "de220c56_5602e3a7",
      "range": {
        "startLine": 346,
        "startChar": 8,
        "endLine": 346,
        "endChar": 23
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "ec9b6186_738d1962",
        "filename": "include/arch/aarch64/arch.h",
        "patchSetId": 1
      },
      "lineNbr": 346,
      "author": {
        "id": 1000467
      },
      "writtenOn": "2020-11-25T15:59:12Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "5835fec2_8e36f9b2",
      "range": {
        "startLine": 346,
        "startChar": 8,
        "endLine": 346,
        "endChar": 23
      },
      "revId": "613d9085f1c95aeeb987ab08909f95cfea992186",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": false
    }
  ]
}