Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: pipeline.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipeline.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pipeline"
Output Format                      : NGC
Target Device                      : xc6slx150-2-fgg676

---- Source Options
Top Module Name                    : pipeline
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\verilog\asdad\pipeline.v" into library work
Parsing module <pipeline>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pipeline>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pipeline>.
    Related source file is "F:\verilog\asdad\pipeline.v".
    Found 32-bit register for signal <r2>.
    Found 32-bit register for signal <C>.
    Found 64-bit register for signal <n0011>.
    Found 32-bit adder for signal <r1[1][31]_r1[2][31]_add_3_OUT> created at line 44.
    Found 32x32-bit multiplier for signal <n0013> created at line 41.
    Found 32x32-bit multiplier for signal <n0014> created at line 42.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
Unit <pipeline> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 32-bit register                                       : 2
 64-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pipeline>.
	Found pipelined multiplier on signal <n0013>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n0014>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0013 by adding 6 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0014 by adding 6 register level(s).
Unit <pipeline> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit registered multiplier                       : 2
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00143> of sequential type is unconnected in block <pipeline>.
WARNING:Xst:2677 - Node <Mmult_n00133> of sequential type is unconnected in block <pipeline>.

Optimizing unit <pipeline> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pipeline, actual ratio is 0.

Final Macro Processing ...

Processing Unit <pipeline> :
	Found 2-bit shift register for signal <C_0>.
	Found 2-bit shift register for signal <C_1>.
	Found 2-bit shift register for signal <C_2>.
	Found 2-bit shift register for signal <C_3>.
	Found 2-bit shift register for signal <C_4>.
	Found 2-bit shift register for signal <C_5>.
	Found 2-bit shift register for signal <C_6>.
	Found 2-bit shift register for signal <C_7>.
	Found 2-bit shift register for signal <C_8>.
	Found 2-bit shift register for signal <C_9>.
	Found 2-bit shift register for signal <C_10>.
	Found 2-bit shift register for signal <C_11>.
Unit <pipeline> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74
# Shift Registers                                      : 12
 2-bit shift register                                  : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pipeline.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 97
#      GND                         : 1
#      LUT2                        : 32
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 86
#      FD                          : 74
#      FDE                         : 12
# Shift Registers                  : 12
#      SRLC16E                     : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 160
#      IBUF                        : 128
#      OBUF                        : 32
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              86  out of  184304     0%  
 Number of Slice LUTs:                   44  out of  92152     0%  
    Number used as Logic:                32  out of  92152     0%  
    Number used as Memory:               12  out of  21680     0%  
       Number used as SRL:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     98
   Number with an unused Flip Flop:      12  out of     98    12%  
   Number with an unused LUT:            54  out of     98    55%  
   Number of fully used LUT-FF pairs:    32  out of     98    32%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         161
 Number of bonded IOBs:                 161  out of    498    32%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      6  out of    180     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 100   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.169ns (Maximum Frequency: 315.532MHz)
   Minimum input arrival time before clock: 13.301ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.169ns (frequency: 315.532MHz)
  Total number of paths / destination ports: 1584 / 64
-------------------------------------------------------------------------
Delay:               3.169ns (Levels of Logic = 16)
  Source:            Mmult_n00132 (DSP)
  Destination:       r2_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mmult_n00132 to r2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P0       1   1.332   0.790  Mmult_n00132 (n0011<17>)
     LUT2:I0->O            1   0.250   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_lut<17> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_lut<17>)
     MUXCY:S->O            1   0.215   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<17> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<18> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<19> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<20> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<21> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<22> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<23> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<24> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<25> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<26> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<27> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<28> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<29> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<30> (Madd_r1[1][31]_r1[2][31]_add_3_OUT_cy<30>)
     XORCY:CI->O           1   0.206   0.000  Madd_r1[1][31]_r1[2][31]_add_3_OUT_xor<31> (r1[1][31]_r1[2][31]_add_3_OUT<31>)
     FD:D                      0.074          r2_31
    ----------------------------------------
    Total                      3.169ns (2.379ns logic, 0.790ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 159332 / 194
-------------------------------------------------------------------------
Offset:              13.301ns (Levels of Logic = 3)
  Source:            A2<16> (PAD)
  Destination:       Mmult_n00142 (DSP)
  Destination Clock: clk rising

  Data Path: A2<16> to Mmult_n00142
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  A2_16_IBUF (A2_16_IBUF)
     DSP48A1:A16->P47     18   5.220   1.234  Mmult_n0014 (Mmult_n0014_P47_to_Mmult_n00141)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  Mmult_n00141 (Mmult_n00141_PCOUT_to_Mmult_n00142_PCIN_47)
     DSP48A1:PCIN47            1.645          Mmult_n00142
    ----------------------------------------
    Total                     13.301ns (11.342ns logic, 1.959ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            C_31 (FF)
  Destination:       C<31> (PAD)
  Source Clock:      clk rising

  Data Path: C_31 to C<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  C_31 (C_31)
     OBUF:I->O                 2.912          C_31_OBUF (C<31>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.169|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.11 secs
 
--> 

Total memory usage is 266480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

