
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c8a0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00008ad0  0800ca28  0800ca28  0001ca28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080154f8  080154f8  0003021c  2**0
                  CONTENTS
  4 .ARM          00000008  080154f8  080154f8  000254f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015500  08015500  0003021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015500  08015500  00025500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015504  08015504  00025504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  08015508  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003944  2000021c  08015724  0003021c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003b60  08015724  00033b60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028c8f  00000000  00000000  0003024c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004f45  00000000  00000000  00058edb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001cb8  00000000  00000000  0005de20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001af8  00000000  00000000  0005fad8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000301cc  00000000  00000000  000615d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001a023  00000000  00000000  0009179c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00115cc5  00000000  00000000  000ab7bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001c1484  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008040  00000000  00000000  001c1570  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003401  00000000  00000000  001c95b0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000021c 	.word	0x2000021c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ca10 	.word	0x0800ca10

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000220 	.word	0x20000220
 80001c4:	0800ca10 	.word	0x0800ca10

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b972 	b.w	8000e9c <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9e08      	ldr	r6, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	4688      	mov	r8, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14b      	bne.n	8000c76 <__udivmoddi4+0xa6>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4615      	mov	r5, r2
 8000be2:	d967      	bls.n	8000cb4 <__udivmoddi4+0xe4>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b14a      	cbz	r2, 8000bfe <__udivmoddi4+0x2e>
 8000bea:	f1c2 0720 	rsb	r7, r2, #32
 8000bee:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf2:	fa20 f707 	lsr.w	r7, r0, r7
 8000bf6:	4095      	lsls	r5, r2
 8000bf8:	ea47 0803 	orr.w	r8, r7, r3
 8000bfc:	4094      	lsls	r4, r2
 8000bfe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c02:	0c23      	lsrs	r3, r4, #16
 8000c04:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c08:	fa1f fc85 	uxth.w	ip, r5
 8000c0c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c10:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c14:	fb07 f10c 	mul.w	r1, r7, ip
 8000c18:	4299      	cmp	r1, r3
 8000c1a:	d909      	bls.n	8000c30 <__udivmoddi4+0x60>
 8000c1c:	18eb      	adds	r3, r5, r3
 8000c1e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c22:	f080 811b 	bcs.w	8000e5c <__udivmoddi4+0x28c>
 8000c26:	4299      	cmp	r1, r3
 8000c28:	f240 8118 	bls.w	8000e5c <__udivmoddi4+0x28c>
 8000c2c:	3f02      	subs	r7, #2
 8000c2e:	442b      	add	r3, r5
 8000c30:	1a5b      	subs	r3, r3, r1
 8000c32:	b2a4      	uxth	r4, r4
 8000c34:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c38:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c40:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d909      	bls.n	8000c5c <__udivmoddi4+0x8c>
 8000c48:	192c      	adds	r4, r5, r4
 8000c4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4e:	f080 8107 	bcs.w	8000e60 <__udivmoddi4+0x290>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	f240 8104 	bls.w	8000e60 <__udivmoddi4+0x290>
 8000c58:	3802      	subs	r0, #2
 8000c5a:	442c      	add	r4, r5
 8000c5c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c60:	eba4 040c 	sub.w	r4, r4, ip
 8000c64:	2700      	movs	r7, #0
 8000c66:	b11e      	cbz	r6, 8000c70 <__udivmoddi4+0xa0>
 8000c68:	40d4      	lsrs	r4, r2
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c70:	4639      	mov	r1, r7
 8000c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d909      	bls.n	8000c8e <__udivmoddi4+0xbe>
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	f000 80eb 	beq.w	8000e56 <__udivmoddi4+0x286>
 8000c80:	2700      	movs	r7, #0
 8000c82:	e9c6 0100 	strd	r0, r1, [r6]
 8000c86:	4638      	mov	r0, r7
 8000c88:	4639      	mov	r1, r7
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	fab3 f783 	clz	r7, r3
 8000c92:	2f00      	cmp	r7, #0
 8000c94:	d147      	bne.n	8000d26 <__udivmoddi4+0x156>
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xd0>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 80fa 	bhi.w	8000e94 <__udivmoddi4+0x2c4>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4698      	mov	r8, r3
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	d0e0      	beq.n	8000c70 <__udivmoddi4+0xa0>
 8000cae:	e9c6 4800 	strd	r4, r8, [r6]
 8000cb2:	e7dd      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000cb4:	b902      	cbnz	r2, 8000cb8 <__udivmoddi4+0xe8>
 8000cb6:	deff      	udf	#255	; 0xff
 8000cb8:	fab2 f282 	clz	r2, r2
 8000cbc:	2a00      	cmp	r2, #0
 8000cbe:	f040 808f 	bne.w	8000de0 <__udivmoddi4+0x210>
 8000cc2:	1b49      	subs	r1, r1, r5
 8000cc4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc8:	fa1f f885 	uxth.w	r8, r5
 8000ccc:	2701      	movs	r7, #1
 8000cce:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cd2:	0c23      	lsrs	r3, r4, #16
 8000cd4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cdc:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x124>
 8000ce4:	18eb      	adds	r3, r5, r3
 8000ce6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x122>
 8000cec:	4299      	cmp	r1, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2bc>
 8000cf2:	4684      	mov	ip, r0
 8000cf4:	1a59      	subs	r1, r3, r1
 8000cf6:	b2a3      	uxth	r3, r4
 8000cf8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cfc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d00:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d04:	fb08 f800 	mul.w	r8, r8, r0
 8000d08:	45a0      	cmp	r8, r4
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x14c>
 8000d0c:	192c      	adds	r4, r5, r4
 8000d0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x14a>
 8000d14:	45a0      	cmp	r8, r4
 8000d16:	f200 80b6 	bhi.w	8000e86 <__udivmoddi4+0x2b6>
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	eba4 0408 	sub.w	r4, r4, r8
 8000d20:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d24:	e79f      	b.n	8000c66 <__udivmoddi4+0x96>
 8000d26:	f1c7 0c20 	rsb	ip, r7, #32
 8000d2a:	40bb      	lsls	r3, r7
 8000d2c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d30:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d34:	fa01 f407 	lsl.w	r4, r1, r7
 8000d38:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d3c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d40:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d44:	4325      	orrs	r5, r4
 8000d46:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d4a:	0c2c      	lsrs	r4, r5, #16
 8000d4c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d50:	fa1f fa8e 	uxth.w	sl, lr
 8000d54:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d58:	fb09 f40a 	mul.w	r4, r9, sl
 8000d5c:	429c      	cmp	r4, r3
 8000d5e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d62:	fa00 f107 	lsl.w	r1, r0, r7
 8000d66:	d90b      	bls.n	8000d80 <__udivmoddi4+0x1b0>
 8000d68:	eb1e 0303 	adds.w	r3, lr, r3
 8000d6c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d70:	f080 8087 	bcs.w	8000e82 <__udivmoddi4+0x2b2>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f240 8084 	bls.w	8000e82 <__udivmoddi4+0x2b2>
 8000d7a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d7e:	4473      	add	r3, lr
 8000d80:	1b1b      	subs	r3, r3, r4
 8000d82:	b2ad      	uxth	r5, r5
 8000d84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d88:	fb08 3310 	mls	r3, r8, r0, r3
 8000d8c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d90:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d94:	45a2      	cmp	sl, r4
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1da>
 8000d98:	eb1e 0404 	adds.w	r4, lr, r4
 8000d9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da0:	d26b      	bcs.n	8000e7a <__udivmoddi4+0x2aa>
 8000da2:	45a2      	cmp	sl, r4
 8000da4:	d969      	bls.n	8000e7a <__udivmoddi4+0x2aa>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4474      	add	r4, lr
 8000daa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dae:	fba0 8902 	umull	r8, r9, r0, r2
 8000db2:	eba4 040a 	sub.w	r4, r4, sl
 8000db6:	454c      	cmp	r4, r9
 8000db8:	46c2      	mov	sl, r8
 8000dba:	464b      	mov	r3, r9
 8000dbc:	d354      	bcc.n	8000e68 <__udivmoddi4+0x298>
 8000dbe:	d051      	beq.n	8000e64 <__udivmoddi4+0x294>
 8000dc0:	2e00      	cmp	r6, #0
 8000dc2:	d069      	beq.n	8000e98 <__udivmoddi4+0x2c8>
 8000dc4:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc8:	eb64 0403 	sbc.w	r4, r4, r3
 8000dcc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd0:	40fd      	lsrs	r5, r7
 8000dd2:	40fc      	lsrs	r4, r7
 8000dd4:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd8:	e9c6 5400 	strd	r5, r4, [r6]
 8000ddc:	2700      	movs	r7, #0
 8000dde:	e747      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000de0:	f1c2 0320 	rsb	r3, r2, #32
 8000de4:	fa20 f703 	lsr.w	r7, r0, r3
 8000de8:	4095      	lsls	r5, r2
 8000dea:	fa01 f002 	lsl.w	r0, r1, r2
 8000dee:	fa21 f303 	lsr.w	r3, r1, r3
 8000df2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df6:	4338      	orrs	r0, r7
 8000df8:	0c01      	lsrs	r1, r0, #16
 8000dfa:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dfe:	fa1f f885 	uxth.w	r8, r5
 8000e02:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e0a:	fb07 f308 	mul.w	r3, r7, r8
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	fa04 f402 	lsl.w	r4, r4, r2
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x256>
 8000e16:	1869      	adds	r1, r5, r1
 8000e18:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e1c:	d22f      	bcs.n	8000e7e <__udivmoddi4+0x2ae>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d92d      	bls.n	8000e7e <__udivmoddi4+0x2ae>
 8000e22:	3f02      	subs	r7, #2
 8000e24:	4429      	add	r1, r5
 8000e26:	1acb      	subs	r3, r1, r3
 8000e28:	b281      	uxth	r1, r0
 8000e2a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e36:	fb00 f308 	mul.w	r3, r0, r8
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x27e>
 8000e3e:	1869      	adds	r1, r5, r1
 8000e40:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e44:	d217      	bcs.n	8000e76 <__udivmoddi4+0x2a6>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d915      	bls.n	8000e76 <__udivmoddi4+0x2a6>
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	4429      	add	r1, r5
 8000e4e:	1ac9      	subs	r1, r1, r3
 8000e50:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e54:	e73b      	b.n	8000cce <__udivmoddi4+0xfe>
 8000e56:	4637      	mov	r7, r6
 8000e58:	4630      	mov	r0, r6
 8000e5a:	e709      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000e5c:	4607      	mov	r7, r0
 8000e5e:	e6e7      	b.n	8000c30 <__udivmoddi4+0x60>
 8000e60:	4618      	mov	r0, r3
 8000e62:	e6fb      	b.n	8000c5c <__udivmoddi4+0x8c>
 8000e64:	4541      	cmp	r1, r8
 8000e66:	d2ab      	bcs.n	8000dc0 <__udivmoddi4+0x1f0>
 8000e68:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e6c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e70:	3801      	subs	r0, #1
 8000e72:	4613      	mov	r3, r2
 8000e74:	e7a4      	b.n	8000dc0 <__udivmoddi4+0x1f0>
 8000e76:	4660      	mov	r0, ip
 8000e78:	e7e9      	b.n	8000e4e <__udivmoddi4+0x27e>
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	e795      	b.n	8000daa <__udivmoddi4+0x1da>
 8000e7e:	4667      	mov	r7, ip
 8000e80:	e7d1      	b.n	8000e26 <__udivmoddi4+0x256>
 8000e82:	4681      	mov	r9, r0
 8000e84:	e77c      	b.n	8000d80 <__udivmoddi4+0x1b0>
 8000e86:	3802      	subs	r0, #2
 8000e88:	442c      	add	r4, r5
 8000e8a:	e747      	b.n	8000d1c <__udivmoddi4+0x14c>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	442b      	add	r3, r5
 8000e92:	e72f      	b.n	8000cf4 <__udivmoddi4+0x124>
 8000e94:	4638      	mov	r0, r7
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xda>
 8000e98:	4637      	mov	r7, r6
 8000e9a:	e6e9      	b.n	8000c70 <__udivmoddi4+0xa0>

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <readADC>:

ADC_HandleTypeDef hadc1;

uint32_t ADCValue = 0;

uint32_t readADC() {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	 * Reads the ADC1 value and adds the value to the double buffer
	 *
	 */
	static int bufferIndex = 0;

	HAL_ADC_Start(&hadc1);
 8000ea4:	480b      	ldr	r0, [pc, #44]	; (8000ed4 <readADC+0x34>)
 8000ea6:	f002 f859 	bl	8002f5c <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000eaa:	2164      	movs	r1, #100	; 0x64
 8000eac:	4809      	ldr	r0, [pc, #36]	; (8000ed4 <readADC+0x34>)
 8000eae:	f002 f943 	bl	8003138 <HAL_ADC_PollForConversion>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d105      	bne.n	8000ec4 <readADC+0x24>
		ADCValue = HAL_ADC_GetValue(&hadc1);
 8000eb8:	4806      	ldr	r0, [pc, #24]	; (8000ed4 <readADC+0x34>)
 8000eba:	f002 fa0d 	bl	80032d8 <HAL_ADC_GetValue>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <readADC+0x38>)
 8000ec2:	601a      	str	r2, [r3, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8000ec4:	4803      	ldr	r0, [pc, #12]	; (8000ed4 <readADC+0x34>)
 8000ec6:	f002 f903 	bl	80030d0 <HAL_ADC_Stop>
	return ADCValue;
 8000eca:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <readADC+0x38>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000278 	.word	0x20000278
 8000ed8:	20000238 	.word	0x20000238
 8000edc:	00000000 	.word	0x00000000

08000ee0 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int choice)
{
 8000ee0:	b5b0      	push	{r4, r5, r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	ed87 0b02 	vstr	d0, [r7, #8]
 8000eea:	6078      	str	r0, [r7, #4]
	static int digit3;
	static int digit4;


	//too large number
	if(value >= 1500)
 8000eec:	a3bd      	add	r3, pc, #756	; (adr r3, 80011e4 <ValueDisplay+0x304>)
 8000eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ef6:	f7ff fdb1 	bl	8000a5c <__aeabi_dcmpge>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d015      	beq.n	8000f2c <ValueDisplay+0x4c>
	{
		lcd[0] = (uint8_t) ('T');
 8000f00:	4baf      	ldr	r3, [pc, #700]	; (80011c0 <ValueDisplay+0x2e0>)
 8000f02:	2254      	movs	r2, #84	; 0x54
 8000f04:	701a      	strb	r2, [r3, #0]
		lcd[1] = (uint8_t) ('O');
 8000f06:	4bae      	ldr	r3, [pc, #696]	; (80011c0 <ValueDisplay+0x2e0>)
 8000f08:	224f      	movs	r2, #79	; 0x4f
 8000f0a:	705a      	strb	r2, [r3, #1]
		lcd[2] = (uint8_t) ('O');
 8000f0c:	4bac      	ldr	r3, [pc, #688]	; (80011c0 <ValueDisplay+0x2e0>)
 8000f0e:	224f      	movs	r2, #79	; 0x4f
 8000f10:	709a      	strb	r2, [r3, #2]
		lcd[3] = (uint8_t) ('B');
 8000f12:	4bab      	ldr	r3, [pc, #684]	; (80011c0 <ValueDisplay+0x2e0>)
 8000f14:	2242      	movs	r2, #66	; 0x42
 8000f16:	70da      	strb	r2, [r3, #3]
		lcd[4] = (uint8_t) ('I');
 8000f18:	4ba9      	ldr	r3, [pc, #676]	; (80011c0 <ValueDisplay+0x2e0>)
 8000f1a:	2249      	movs	r2, #73	; 0x49
 8000f1c:	711a      	strb	r2, [r3, #4]
		lcd[5] = (uint8_t) ('G');
 8000f1e:	4ba8      	ldr	r3, [pc, #672]	; (80011c0 <ValueDisplay+0x2e0>)
 8000f20:	2247      	movs	r2, #71	; 0x47
 8000f22:	715a      	strb	r2, [r3, #5]
		BSP_LCD_GLASS_DisplayString(&lcd);
 8000f24:	48a6      	ldr	r0, [pc, #664]	; (80011c0 <ValueDisplay+0x2e0>)
 8000f26:	f001 f94f 	bl	80021c8 <BSP_LCD_GLASS_DisplayString>
		return;
 8000f2a:	e217      	b.n	800135c <ValueDisplay+0x47c>
	}
	else
	{
		switch(menuChoice)
 8000f2c:	4ba5      	ldr	r3, [pc, #660]	; (80011c4 <ValueDisplay+0x2e4>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	f000 80dc 	beq.w	80010ee <ValueDisplay+0x20e>
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	f000 8158 	beq.w	80011ec <ValueDisplay+0x30c>
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	f040 81b4 	bne.w	80012aa <ValueDisplay+0x3ca>
			{
			case 1:
				digit1 = value / 1000;
 8000f42:	f04f 0200 	mov.w	r2, #0
 8000f46:	4ba0      	ldr	r3, [pc, #640]	; (80011c8 <ValueDisplay+0x2e8>)
 8000f48:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f4c:	f7ff fc2a 	bl	80007a4 <__aeabi_ddiv>
 8000f50:	4603      	mov	r3, r0
 8000f52:	460c      	mov	r4, r1
 8000f54:	4618      	mov	r0, r3
 8000f56:	4621      	mov	r1, r4
 8000f58:	f7ff fdaa 	bl	8000ab0 <__aeabi_d2iz>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	4b9b      	ldr	r3, [pc, #620]	; (80011cc <ValueDisplay+0x2ec>)
 8000f60:	601a      	str	r2, [r3, #0]
				digit2 = (value - digit1 * 1000) / 100;
 8000f62:	4b9a      	ldr	r3, [pc, #616]	; (80011cc <ValueDisplay+0x2ec>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f6a:	fb02 f303 	mul.w	r3, r2, r3
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff fa84 	bl	800047c <__aeabi_i2d>
 8000f74:	4603      	mov	r3, r0
 8000f76:	460c      	mov	r4, r1
 8000f78:	461a      	mov	r2, r3
 8000f7a:	4623      	mov	r3, r4
 8000f7c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f80:	f7ff f92e 	bl	80001e0 <__aeabi_dsub>
 8000f84:	4603      	mov	r3, r0
 8000f86:	460c      	mov	r4, r1
 8000f88:	4618      	mov	r0, r3
 8000f8a:	4621      	mov	r1, r4
 8000f8c:	f04f 0200 	mov.w	r2, #0
 8000f90:	4b8f      	ldr	r3, [pc, #572]	; (80011d0 <ValueDisplay+0x2f0>)
 8000f92:	f7ff fc07 	bl	80007a4 <__aeabi_ddiv>
 8000f96:	4603      	mov	r3, r0
 8000f98:	460c      	mov	r4, r1
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	4621      	mov	r1, r4
 8000f9e:	f7ff fd87 	bl	8000ab0 <__aeabi_d2iz>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	4b8b      	ldr	r3, [pc, #556]	; (80011d4 <ValueDisplay+0x2f4>)
 8000fa6:	601a      	str	r2, [r3, #0]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 8000fa8:	4b88      	ldr	r3, [pc, #544]	; (80011cc <ValueDisplay+0x2ec>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fb0:	fb02 f303 	mul.w	r3, r2, r3
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff fa61 	bl	800047c <__aeabi_i2d>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	460c      	mov	r4, r1
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	4623      	mov	r3, r4
 8000fc2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fc6:	f7ff f90b 	bl	80001e0 <__aeabi_dsub>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	460c      	mov	r4, r1
 8000fce:	4625      	mov	r5, r4
 8000fd0:	461c      	mov	r4, r3
 8000fd2:	4b80      	ldr	r3, [pc, #512]	; (80011d4 <ValueDisplay+0x2f4>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2264      	movs	r2, #100	; 0x64
 8000fd8:	fb02 f303 	mul.w	r3, r2, r3
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff fa4d 	bl	800047c <__aeabi_i2d>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	4620      	mov	r0, r4
 8000fe8:	4629      	mov	r1, r5
 8000fea:	f7ff f8f9 	bl	80001e0 <__aeabi_dsub>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	460c      	mov	r4, r1
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	4621      	mov	r1, r4
 8000ff6:	f04f 0200 	mov.w	r2, #0
 8000ffa:	4b77      	ldr	r3, [pc, #476]	; (80011d8 <ValueDisplay+0x2f8>)
 8000ffc:	f7ff fbd2 	bl	80007a4 <__aeabi_ddiv>
 8001000:	4603      	mov	r3, r0
 8001002:	460c      	mov	r4, r1
 8001004:	4618      	mov	r0, r3
 8001006:	4621      	mov	r1, r4
 8001008:	f7ff fd52 	bl	8000ab0 <__aeabi_d2iz>
 800100c:	4602      	mov	r2, r0
 800100e:	4b73      	ldr	r3, [pc, #460]	; (80011dc <ValueDisplay+0x2fc>)
 8001010:	601a      	str	r2, [r3, #0]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 8001012:	4b6e      	ldr	r3, [pc, #440]	; (80011cc <ValueDisplay+0x2ec>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800101a:	fb02 f303 	mul.w	r3, r2, r3
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fa2c 	bl	800047c <__aeabi_i2d>
 8001024:	4603      	mov	r3, r0
 8001026:	460c      	mov	r4, r1
 8001028:	461a      	mov	r2, r3
 800102a:	4623      	mov	r3, r4
 800102c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001030:	f7ff f8d6 	bl	80001e0 <__aeabi_dsub>
 8001034:	4603      	mov	r3, r0
 8001036:	460c      	mov	r4, r1
 8001038:	4625      	mov	r5, r4
 800103a:	461c      	mov	r4, r3
 800103c:	4b65      	ldr	r3, [pc, #404]	; (80011d4 <ValueDisplay+0x2f4>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2264      	movs	r2, #100	; 0x64
 8001042:	fb02 f303 	mul.w	r3, r2, r3
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa18 	bl	800047c <__aeabi_i2d>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4620      	mov	r0, r4
 8001052:	4629      	mov	r1, r5
 8001054:	f7ff f8c4 	bl	80001e0 <__aeabi_dsub>
 8001058:	4603      	mov	r3, r0
 800105a:	460c      	mov	r4, r1
 800105c:	4625      	mov	r5, r4
 800105e:	461c      	mov	r4, r3
 8001060:	4b5e      	ldr	r3, [pc, #376]	; (80011dc <ValueDisplay+0x2fc>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4613      	mov	r3, r2
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	4413      	add	r3, r2
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fa05 	bl	800047c <__aeabi_i2d>
 8001072:	4602      	mov	r2, r0
 8001074:	460b      	mov	r3, r1
 8001076:	4620      	mov	r0, r4
 8001078:	4629      	mov	r1, r5
 800107a:	f7ff f8b1 	bl	80001e0 <__aeabi_dsub>
 800107e:	4603      	mov	r3, r0
 8001080:	460c      	mov	r4, r1
 8001082:	4618      	mov	r0, r3
 8001084:	4621      	mov	r1, r4
 8001086:	f7ff fd13 	bl	8000ab0 <__aeabi_d2iz>
 800108a:	4602      	mov	r2, r0
 800108c:	4b54      	ldr	r3, [pc, #336]	; (80011e0 <ValueDisplay+0x300>)
 800108e:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001090:	4b4e      	ldr	r3, [pc, #312]	; (80011cc <ValueDisplay+0x2ec>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3330      	adds	r3, #48	; 0x30
 8001096:	4a4d      	ldr	r2, [pc, #308]	; (80011cc <ValueDisplay+0x2ec>)
 8001098:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 800109a:	4b4e      	ldr	r3, [pc, #312]	; (80011d4 <ValueDisplay+0x2f4>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3330      	adds	r3, #48	; 0x30
 80010a0:	4a4c      	ldr	r2, [pc, #304]	; (80011d4 <ValueDisplay+0x2f4>)
 80010a2:	6013      	str	r3, [r2, #0]
				digit3 += 48;
 80010a4:	4b4d      	ldr	r3, [pc, #308]	; (80011dc <ValueDisplay+0x2fc>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	3330      	adds	r3, #48	; 0x30
 80010aa:	4a4c      	ldr	r2, [pc, #304]	; (80011dc <ValueDisplay+0x2fc>)
 80010ac:	6013      	str	r3, [r2, #0]
				digit4 += 48;
 80010ae:	4b4c      	ldr	r3, [pc, #304]	; (80011e0 <ValueDisplay+0x300>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	3330      	adds	r3, #48	; 0x30
 80010b4:	4a4a      	ldr	r2, [pc, #296]	; (80011e0 <ValueDisplay+0x300>)
 80010b6:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 80010b8:	4b44      	ldr	r3, [pc, #272]	; (80011cc <ValueDisplay+0x2ec>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	b2da      	uxtb	r2, r3
 80010be:	4b40      	ldr	r3, [pc, #256]	; (80011c0 <ValueDisplay+0x2e0>)
 80010c0:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 80010c2:	4b44      	ldr	r3, [pc, #272]	; (80011d4 <ValueDisplay+0x2f4>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b3d      	ldr	r3, [pc, #244]	; (80011c0 <ValueDisplay+0x2e0>)
 80010ca:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) (digit3);
 80010cc:	4b43      	ldr	r3, [pc, #268]	; (80011dc <ValueDisplay+0x2fc>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4b3b      	ldr	r3, [pc, #236]	; (80011c0 <ValueDisplay+0x2e0>)
 80010d4:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) (digit4);
 80010d6:	4b42      	ldr	r3, [pc, #264]	; (80011e0 <ValueDisplay+0x300>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	4b38      	ldr	r3, [pc, #224]	; (80011c0 <ValueDisplay+0x2e0>)
 80010de:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 80010e0:	4b37      	ldr	r3, [pc, #220]	; (80011c0 <ValueDisplay+0x2e0>)
 80010e2:	2248      	movs	r2, #72	; 0x48
 80010e4:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) ('z');
 80010e6:	4b36      	ldr	r3, [pc, #216]	; (80011c0 <ValueDisplay+0x2e0>)
 80010e8:	227a      	movs	r2, #122	; 0x7a
 80010ea:	715a      	strb	r2, [r3, #5]
				break;
 80010ec:	e133      	b.n	8001356 <ValueDisplay+0x476>

			case 2:
				value = value * 2.23694 * 0.0141683;
 80010ee:	a330      	add	r3, pc, #192	; (adr r3, 80011b0 <ValueDisplay+0x2d0>)
 80010f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010f8:	f7ff fa2a 	bl	8000550 <__aeabi_dmul>
 80010fc:	4603      	mov	r3, r0
 80010fe:	460c      	mov	r4, r1
 8001100:	4618      	mov	r0, r3
 8001102:	4621      	mov	r1, r4
 8001104:	a32c      	add	r3, pc, #176	; (adr r3, 80011b8 <ValueDisplay+0x2d8>)
 8001106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110a:	f7ff fa21 	bl	8000550 <__aeabi_dmul>
 800110e:	4603      	mov	r3, r0
 8001110:	460c      	mov	r4, r1
 8001112:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	4b2f      	ldr	r3, [pc, #188]	; (80011d8 <ValueDisplay+0x2f8>)
 800111c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001120:	f7ff fb40 	bl	80007a4 <__aeabi_ddiv>
 8001124:	4603      	mov	r3, r0
 8001126:	460c      	mov	r4, r1
 8001128:	4618      	mov	r0, r3
 800112a:	4621      	mov	r1, r4
 800112c:	f7ff fcc0 	bl	8000ab0 <__aeabi_d2iz>
 8001130:	4602      	mov	r2, r0
 8001132:	4b26      	ldr	r3, [pc, #152]	; (80011cc <ValueDisplay+0x2ec>)
 8001134:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001136:	4b25      	ldr	r3, [pc, #148]	; (80011cc <ValueDisplay+0x2ec>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	4613      	mov	r3, r2
 800113c:	009b      	lsls	r3, r3, #2
 800113e:	4413      	add	r3, r2
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff f99a 	bl	800047c <__aeabi_i2d>
 8001148:	4603      	mov	r3, r0
 800114a:	460c      	mov	r4, r1
 800114c:	461a      	mov	r2, r3
 800114e:	4623      	mov	r3, r4
 8001150:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001154:	f7ff f844 	bl	80001e0 <__aeabi_dsub>
 8001158:	4603      	mov	r3, r0
 800115a:	460c      	mov	r4, r1
 800115c:	4618      	mov	r0, r3
 800115e:	4621      	mov	r1, r4
 8001160:	f7ff fca6 	bl	8000ab0 <__aeabi_d2iz>
 8001164:	4602      	mov	r2, r0
 8001166:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <ValueDisplay+0x2f4>)
 8001168:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 800116a:	4b18      	ldr	r3, [pc, #96]	; (80011cc <ValueDisplay+0x2ec>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	3330      	adds	r3, #48	; 0x30
 8001170:	4a16      	ldr	r2, [pc, #88]	; (80011cc <ValueDisplay+0x2ec>)
 8001172:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 8001174:	4b17      	ldr	r3, [pc, #92]	; (80011d4 <ValueDisplay+0x2f4>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3330      	adds	r3, #48	; 0x30
 800117a:	4a16      	ldr	r2, [pc, #88]	; (80011d4 <ValueDisplay+0x2f4>)
 800117c:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 800117e:	4b13      	ldr	r3, [pc, #76]	; (80011cc <ValueDisplay+0x2ec>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	b2da      	uxtb	r2, r3
 8001184:	4b0e      	ldr	r3, [pc, #56]	; (80011c0 <ValueDisplay+0x2e0>)
 8001186:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <ValueDisplay+0x2f4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <ValueDisplay+0x2e0>)
 8001190:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 8001192:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <ValueDisplay+0x2e0>)
 8001194:	224d      	movs	r2, #77	; 0x4d
 8001196:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('P');
 8001198:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <ValueDisplay+0x2e0>)
 800119a:	2250      	movs	r2, #80	; 0x50
 800119c:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 800119e:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <ValueDisplay+0x2e0>)
 80011a0:	2248      	movs	r2, #72	; 0x48
 80011a2:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <ValueDisplay+0x2e0>)
 80011a6:	2220      	movs	r2, #32
 80011a8:	715a      	strb	r2, [r3, #5]
				break;
 80011aa:	e0d4      	b.n	8001356 <ValueDisplay+0x476>
 80011ac:	f3af 8000 	nop.w
 80011b0:	cc78e9f7 	.word	0xcc78e9f7
 80011b4:	4001e540 	.word	0x4001e540
 80011b8:	091e8cb3 	.word	0x091e8cb3
 80011bc:	3f8d0445 	.word	0x3f8d0445
 80011c0:	2000023c 	.word	0x2000023c
 80011c4:	20000000 	.word	0x20000000
 80011c8:	408f4000 	.word	0x408f4000
 80011cc:	20000244 	.word	0x20000244
 80011d0:	40590000 	.word	0x40590000
 80011d4:	20000248 	.word	0x20000248
 80011d8:	40240000 	.word	0x40240000
 80011dc:	2000024c 	.word	0x2000024c
 80011e0:	20000250 	.word	0x20000250
 80011e4:	00000000 	.word	0x00000000
 80011e8:	40977000 	.word	0x40977000

			case 3:
				value = value * 3.6 * 0.0141683;
 80011ec:	a364      	add	r3, pc, #400	; (adr r3, 8001380 <ValueDisplay+0x4a0>)
 80011ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011f6:	f7ff f9ab 	bl	8000550 <__aeabi_dmul>
 80011fa:	4603      	mov	r3, r0
 80011fc:	460c      	mov	r4, r1
 80011fe:	4618      	mov	r0, r3
 8001200:	4621      	mov	r1, r4
 8001202:	a359      	add	r3, pc, #356	; (adr r3, 8001368 <ValueDisplay+0x488>)
 8001204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001208:	f7ff f9a2 	bl	8000550 <__aeabi_dmul>
 800120c:	4603      	mov	r3, r0
 800120e:	460c      	mov	r4, r1
 8001210:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b55      	ldr	r3, [pc, #340]	; (8001370 <ValueDisplay+0x490>)
 800121a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800121e:	f7ff fac1 	bl	80007a4 <__aeabi_ddiv>
 8001222:	4603      	mov	r3, r0
 8001224:	460c      	mov	r4, r1
 8001226:	4618      	mov	r0, r3
 8001228:	4621      	mov	r1, r4
 800122a:	f7ff fc41 	bl	8000ab0 <__aeabi_d2iz>
 800122e:	4602      	mov	r2, r0
 8001230:	4b50      	ldr	r3, [pc, #320]	; (8001374 <ValueDisplay+0x494>)
 8001232:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001234:	4b4f      	ldr	r3, [pc, #316]	; (8001374 <ValueDisplay+0x494>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4613      	mov	r3, r2
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4413      	add	r3, r2
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff f91b 	bl	800047c <__aeabi_i2d>
 8001246:	4603      	mov	r3, r0
 8001248:	460c      	mov	r4, r1
 800124a:	461a      	mov	r2, r3
 800124c:	4623      	mov	r3, r4
 800124e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001252:	f7fe ffc5 	bl	80001e0 <__aeabi_dsub>
 8001256:	4603      	mov	r3, r0
 8001258:	460c      	mov	r4, r1
 800125a:	4618      	mov	r0, r3
 800125c:	4621      	mov	r1, r4
 800125e:	f7ff fc27 	bl	8000ab0 <__aeabi_d2iz>
 8001262:	4602      	mov	r2, r0
 8001264:	4b44      	ldr	r3, [pc, #272]	; (8001378 <ValueDisplay+0x498>)
 8001266:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001268:	4b42      	ldr	r3, [pc, #264]	; (8001374 <ValueDisplay+0x494>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	3330      	adds	r3, #48	; 0x30
 800126e:	4a41      	ldr	r2, [pc, #260]	; (8001374 <ValueDisplay+0x494>)
 8001270:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 8001272:	4b41      	ldr	r3, [pc, #260]	; (8001378 <ValueDisplay+0x498>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	3330      	adds	r3, #48	; 0x30
 8001278:	4a3f      	ldr	r2, [pc, #252]	; (8001378 <ValueDisplay+0x498>)
 800127a:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 800127c:	4b3d      	ldr	r3, [pc, #244]	; (8001374 <ValueDisplay+0x494>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	b2da      	uxtb	r2, r3
 8001282:	4b3e      	ldr	r3, [pc, #248]	; (800137c <ValueDisplay+0x49c>)
 8001284:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001286:	4b3c      	ldr	r3, [pc, #240]	; (8001378 <ValueDisplay+0x498>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	b2da      	uxtb	r2, r3
 800128c:	4b3b      	ldr	r3, [pc, #236]	; (800137c <ValueDisplay+0x49c>)
 800128e:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('K');
 8001290:	4b3a      	ldr	r3, [pc, #232]	; (800137c <ValueDisplay+0x49c>)
 8001292:	224b      	movs	r2, #75	; 0x4b
 8001294:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('M');
 8001296:	4b39      	ldr	r3, [pc, #228]	; (800137c <ValueDisplay+0x49c>)
 8001298:	224d      	movs	r2, #77	; 0x4d
 800129a:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 800129c:	4b37      	ldr	r3, [pc, #220]	; (800137c <ValueDisplay+0x49c>)
 800129e:	2248      	movs	r2, #72	; 0x48
 80012a0:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 80012a2:	4b36      	ldr	r3, [pc, #216]	; (800137c <ValueDisplay+0x49c>)
 80012a4:	2220      	movs	r2, #32
 80012a6:	715a      	strb	r2, [r3, #5]
				break;
 80012a8:	e055      	b.n	8001356 <ValueDisplay+0x476>

			default:
				value = 0.0141683 * value;
 80012aa:	a32f      	add	r3, pc, #188	; (adr r3, 8001368 <ValueDisplay+0x488>)
 80012ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012b4:	f7ff f94c 	bl	8000550 <__aeabi_dmul>
 80012b8:	4603      	mov	r3, r0
 80012ba:	460c      	mov	r4, r1
 80012bc:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80012c0:	f04f 0200 	mov.w	r2, #0
 80012c4:	4b2a      	ldr	r3, [pc, #168]	; (8001370 <ValueDisplay+0x490>)
 80012c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012ca:	f7ff fa6b 	bl	80007a4 <__aeabi_ddiv>
 80012ce:	4603      	mov	r3, r0
 80012d0:	460c      	mov	r4, r1
 80012d2:	4618      	mov	r0, r3
 80012d4:	4621      	mov	r1, r4
 80012d6:	f7ff fbeb 	bl	8000ab0 <__aeabi_d2iz>
 80012da:	4602      	mov	r2, r0
 80012dc:	4b25      	ldr	r3, [pc, #148]	; (8001374 <ValueDisplay+0x494>)
 80012de:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 80012e0:	4b24      	ldr	r3, [pc, #144]	; (8001374 <ValueDisplay+0x494>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4613      	mov	r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	4413      	add	r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff f8c5 	bl	800047c <__aeabi_i2d>
 80012f2:	4603      	mov	r3, r0
 80012f4:	460c      	mov	r4, r1
 80012f6:	461a      	mov	r2, r3
 80012f8:	4623      	mov	r3, r4
 80012fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012fe:	f7fe ff6f 	bl	80001e0 <__aeabi_dsub>
 8001302:	4603      	mov	r3, r0
 8001304:	460c      	mov	r4, r1
 8001306:	4618      	mov	r0, r3
 8001308:	4621      	mov	r1, r4
 800130a:	f7ff fbd1 	bl	8000ab0 <__aeabi_d2iz>
 800130e:	4602      	mov	r2, r0
 8001310:	4b19      	ldr	r3, [pc, #100]	; (8001378 <ValueDisplay+0x498>)
 8001312:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001314:	4b17      	ldr	r3, [pc, #92]	; (8001374 <ValueDisplay+0x494>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	3330      	adds	r3, #48	; 0x30
 800131a:	4a16      	ldr	r2, [pc, #88]	; (8001374 <ValueDisplay+0x494>)
 800131c:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 800131e:	4b16      	ldr	r3, [pc, #88]	; (8001378 <ValueDisplay+0x498>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	3330      	adds	r3, #48	; 0x30
 8001324:	4a14      	ldr	r2, [pc, #80]	; (8001378 <ValueDisplay+0x498>)
 8001326:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 8001328:	4b12      	ldr	r3, [pc, #72]	; (8001374 <ValueDisplay+0x494>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4b13      	ldr	r3, [pc, #76]	; (800137c <ValueDisplay+0x49c>)
 8001330:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001332:	4b11      	ldr	r3, [pc, #68]	; (8001378 <ValueDisplay+0x498>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	b2da      	uxtb	r2, r3
 8001338:	4b10      	ldr	r3, [pc, #64]	; (800137c <ValueDisplay+0x49c>)
 800133a:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 800133c:	4b0f      	ldr	r3, [pc, #60]	; (800137c <ValueDisplay+0x49c>)
 800133e:	224d      	movs	r2, #77	; 0x4d
 8001340:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('/');
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <ValueDisplay+0x49c>)
 8001344:	222f      	movs	r2, #47	; 0x2f
 8001346:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('S');
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <ValueDisplay+0x49c>)
 800134a:	2253      	movs	r2, #83	; 0x53
 800134c:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 800134e:	4b0b      	ldr	r3, [pc, #44]	; (800137c <ValueDisplay+0x49c>)
 8001350:	2220      	movs	r2, #32
 8001352:	715a      	strb	r2, [r3, #5]
				break;
 8001354:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 8001356:	4809      	ldr	r0, [pc, #36]	; (800137c <ValueDisplay+0x49c>)
 8001358:	f000 ff36 	bl	80021c8 <BSP_LCD_GLASS_DisplayString>
	//return;
}
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bdb0      	pop	{r4, r5, r7, pc}
 8001362:	bf00      	nop
 8001364:	f3af 8000 	nop.w
 8001368:	091e8cb3 	.word	0x091e8cb3
 800136c:	3f8d0445 	.word	0x3f8d0445
 8001370:	40240000 	.word	0x40240000
 8001374:	20000244 	.word	0x20000244
 8001378:	20000248 	.word	0x20000248
 800137c:	2000023c 	.word	0x2000023c
 8001380:	cccccccd 	.word	0xcccccccd
 8001384:	400ccccc 	.word	0x400ccccc

08001388 <UserInterface>:

int UserInterface(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
	switch(BSP_JOY_GetState())
 800138c:	f000 febc 	bl	8002108 <BSP_JOY_GetState>
 8001390:	4603      	mov	r3, r0
 8001392:	3b01      	subs	r3, #1
 8001394:	2b04      	cmp	r3, #4
 8001396:	d826      	bhi.n	80013e6 <UserInterface+0x5e>
 8001398:	a201      	add	r2, pc, #4	; (adr r2, 80013a0 <UserInterface+0x18>)
 800139a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800139e:	bf00      	nop
 80013a0:	080013d3 	.word	0x080013d3
 80013a4:	080013dd 	.word	0x080013dd
 80013a8:	080013c5 	.word	0x080013c5
 80013ac:	080013bb 	.word	0x080013bb
 80013b0:	080013b5 	.word	0x080013b5
	{
	case JOY_NONE:

		return -1;
 80013b4:	f04f 33ff 	mov.w	r3, #4294967295
 80013b8:	e015      	b.n	80013e6 <UserInterface+0x5e>
		break;

	case JOY_UP:
		// Display MPH
		menuChoice = 2;
 80013ba:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <UserInterface+0x64>)
 80013bc:	2202      	movs	r2, #2
 80013be:	601a      	str	r2, [r3, #0]
		return 2;
 80013c0:	2302      	movs	r3, #2
 80013c2:	e010      	b.n	80013e6 <UserInterface+0x5e>
		break;

	case JOY_DOWN:
		// Display M/S
		menuChoice = -1;
 80013c4:	4b09      	ldr	r3, [pc, #36]	; (80013ec <UserInterface+0x64>)
 80013c6:	f04f 32ff 	mov.w	r2, #4294967295
 80013ca:	601a      	str	r2, [r3, #0]
		return -1;
 80013cc:	f04f 33ff 	mov.w	r3, #4294967295
 80013d0:	e009      	b.n	80013e6 <UserInterface+0x5e>
		break;

	case JOY_LEFT:
		// Display KMH
		menuChoice = 3;
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <UserInterface+0x64>)
 80013d4:	2203      	movs	r2, #3
 80013d6:	601a      	str	r2, [r3, #0]
		return 3;
 80013d8:	2303      	movs	r3, #3
 80013da:	e004      	b.n	80013e6 <UserInterface+0x5e>
		break;

	case JOY_RIGHT:
		// Display Hz
		menuChoice = 1;
 80013dc:	4b03      	ldr	r3, [pc, #12]	; (80013ec <UserInterface+0x64>)
 80013de:	2201      	movs	r2, #1
 80013e0:	601a      	str	r2, [r3, #0]
		return 1;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e7ff      	b.n	80013e6 <UserInterface+0x5e>
//		// Display M/S
//		menuChoice = 0;
//		return 0;
//		break;
	}
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000000 	.word	0x20000000

080013f0 <initFFT>:
uint32_t maxIndex; /* Index in Output array where max value is */

float nyquistFrequency= 0.5*SAMPLE_RATE;
float hertzPerBin = 500.0/((float)FFT_SIZE/2);

void initFFT() {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	arm_cfft_radix4_init_f32(&S, FFT_SIZE, 0, 1);
 80013f4:	2301      	movs	r3, #1
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013fc:	4802      	ldr	r0, [pc, #8]	; (8001408 <initFFT+0x18>)
 80013fe:	f008 ff83 	bl	800a308 <arm_cfft_radix4_init_f32>
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	200002e0 	.word	0x200002e0

0800140c <createFFTBuffer>:


void createFFTBuffer(uint32_t *_ADCBuffer) {
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	ADCBuffer = _ADCBuffer;
 8001414:	4a1b      	ldr	r2, [pc, #108]	; (8001484 <createFFTBuffer+0x78>)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6013      	str	r3, [r2, #0]
	static uint16_t i;

	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 800141a:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <createFFTBuffer+0x7c>)
 800141c:	2200      	movs	r2, #0
 800141e:	801a      	strh	r2, [r3, #0]
 8001420:	e024      	b.n	800146c <createFFTBuffer+0x60>
		// set real to be the buffer value centred about 0
		Input[i] = ((float32_t)ADCBuffer[i])/4096.0; //  - 2048.0
 8001422:	4b18      	ldr	r3, [pc, #96]	; (8001484 <createFFTBuffer+0x78>)
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	4b18      	ldr	r3, [pc, #96]	; (8001488 <createFFTBuffer+0x7c>)
 8001428:	881b      	ldrh	r3, [r3, #0]
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	4413      	add	r3, r2
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	ee07 3a90 	vmov	s15, r3
 8001434:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001438:	4b13      	ldr	r3, [pc, #76]	; (8001488 <createFFTBuffer+0x7c>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	eddf 6a13 	vldr	s13, [pc, #76]	; 800148c <createFFTBuffer+0x80>
 8001440:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001444:	4a12      	ldr	r2, [pc, #72]	; (8001490 <createFFTBuffer+0x84>)
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	4413      	add	r3, r2
 800144a:	edc3 7a00 	vstr	s15, [r3]

		// set the imaginary part to 0
		Input[i+1] = 0;
 800144e:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <createFFTBuffer+0x7c>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	3301      	adds	r3, #1
 8001454:	4a0e      	ldr	r2, [pc, #56]	; (8001490 <createFFTBuffer+0x84>)
 8001456:	009b      	lsls	r3, r3, #2
 8001458:	4413      	add	r3, r2
 800145a:	f04f 0200 	mov.w	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 8001460:	4b09      	ldr	r3, [pc, #36]	; (8001488 <createFFTBuffer+0x7c>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	3302      	adds	r3, #2
 8001466:	b29a      	uxth	r2, r3
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <createFFTBuffer+0x7c>)
 800146a:	801a      	strh	r2, [r3, #0]
 800146c:	4b06      	ldr	r3, [pc, #24]	; (8001488 <createFFTBuffer+0x7c>)
 800146e:	881b      	ldrh	r3, [r3, #0]
 8001470:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001474:	d3d5      	bcc.n	8001422 <createFFTBuffer+0x16>
	}
	return;
 8001476:	bf00      	nop
}
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	200006f4 	.word	0x200006f4
 8001488:	20000254 	.word	0x20000254
 800148c:	45800000 	.word	0x45800000
 8001490:	200006fc 	.word	0x200006fc

08001494 <getMaxHertz>:

void getMaxHertz(float *hertz) {
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	// calculate the fft of the buffer
	/* Process the data through the CFFT/CIFFT module */
	arm_cfft_radix4_f32(&S, &Input);
 800149c:	4912      	ldr	r1, [pc, #72]	; (80014e8 <getMaxHertz+0x54>)
 800149e:	4813      	ldr	r0, [pc, #76]	; (80014ec <getMaxHertz+0x58>)
 80014a0:	f009 fb3a 	bl	800ab18 <arm_cfft_radix4_f32>
	/* Process the data through the Complex Magnitude Module for calculating the magnitude at each bin */
	arm_cmplx_mag_f32(&Input, &Output, FFT_SIZE);
 80014a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014a8:	4911      	ldr	r1, [pc, #68]	; (80014f0 <getMaxHertz+0x5c>)
 80014aa:	480f      	ldr	r0, [pc, #60]	; (80014e8 <getMaxHertz+0x54>)
 80014ac:	f009 fb54 	bl	800ab58 <arm_cmplx_mag_f32>
	// Remove the DC offset
	Output[0] = 0;
 80014b0:	4b0f      	ldr	r3, [pc, #60]	; (80014f0 <getMaxHertz+0x5c>)
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
	/* Calculates maxValue and returns corresponding value */
	arm_max_f32(&Output, FFT_SIZE / 2, &maxValue, &maxIndex);
 80014b8:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <getMaxHertz+0x60>)
 80014ba:	4a0f      	ldr	r2, [pc, #60]	; (80014f8 <getMaxHertz+0x64>)
 80014bc:	2180      	movs	r1, #128	; 0x80
 80014be:	480c      	ldr	r0, [pc, #48]	; (80014f0 <getMaxHertz+0x5c>)
 80014c0:	f008 feba 	bl	800a238 <arm_max_f32>
	// find the max frequency
	*hertz = hertzPerBin * (float32_t)maxIndex;
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <getMaxHertz+0x60>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014d0:	4b0a      	ldr	r3, [pc, #40]	; (80014fc <getMaxHertz+0x68>)
 80014d2:	edd3 7a00 	vldr	s15, [r3]
 80014d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	edc3 7a00 	vstr	s15, [r3]
	return;
 80014e0:	bf00      	nop
}
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	200006fc 	.word	0x200006fc
 80014ec:	200002e0 	.word	0x200002e0
 80014f0:	200002f4 	.word	0x200002f4
 80014f4:	200006f8 	.word	0x200006f8
 80014f8:	200002dc 	.word	0x200002dc
 80014fc:	20000004 	.word	0x20000004

08001500 <addToDoubleBuffer>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void addToDoubleBuffer(uint32_t value) {
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
	static int bufferIndex = 0;
	// setup a double buffer so that values do not get overwritten and are continuous
	// could also do a double length buffer and detect which half we're in
	if (!activeBuffer) {
 8001508:	4b1f      	ldr	r3, [pc, #124]	; (8001588 <addToDoubleBuffer+0x88>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	f083 0301 	eor.w	r3, r3, #1
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d006      	beq.n	8001524 <addToDoubleBuffer+0x24>
		ADCBuffer0[bufferIndex] = value;
 8001516:	4b1d      	ldr	r3, [pc, #116]	; (800158c <addToDoubleBuffer+0x8c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	491d      	ldr	r1, [pc, #116]	; (8001590 <addToDoubleBuffer+0x90>)
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001522:	e005      	b.n	8001530 <addToDoubleBuffer+0x30>
	} else {
		ADCBuffer1[bufferIndex] = value;
 8001524:	4b19      	ldr	r3, [pc, #100]	; (800158c <addToDoubleBuffer+0x8c>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	491a      	ldr	r1, [pc, #104]	; (8001594 <addToDoubleBuffer+0x94>)
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
	bufferIndex++;
 8001530:	4b16      	ldr	r3, [pc, #88]	; (800158c <addToDoubleBuffer+0x8c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	3301      	adds	r3, #1
 8001536:	4a15      	ldr	r2, [pc, #84]	; (800158c <addToDoubleBuffer+0x8c>)
 8001538:	6013      	str	r3, [r2, #0]
	if (bufferIndex > NUM_OF_FFT_SAMPLES) {
 800153a:	4b14      	ldr	r3, [pc, #80]	; (800158c <addToDoubleBuffer+0x8c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001542:	dd1b      	ble.n	800157c <addToDoubleBuffer+0x7c>
		// reset the index to write from the start and change to the next buffer
		bufferIndex = 0;
 8001544:	4b11      	ldr	r3, [pc, #68]	; (800158c <addToDoubleBuffer+0x8c>)
 8001546:	2200      	movs	r2, #0
 8001548:	601a      	str	r2, [r3, #0]
		if (!bufferReading) {
 800154a:	4b13      	ldr	r3, [pc, #76]	; (8001598 <addToDoubleBuffer+0x98>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	f083 0301 	eor.w	r3, r3, #1
 8001552:	b2db      	uxtb	r3, r3
 8001554:	2b00      	cmp	r3, #0
 8001556:	d011      	beq.n	800157c <addToDoubleBuffer+0x7c>
			// currently not reading from buffer so rewrite other buffer
			bufferReady = 1;
 8001558:	4b10      	ldr	r3, [pc, #64]	; (800159c <addToDoubleBuffer+0x9c>)
 800155a:	2201      	movs	r2, #1
 800155c:	701a      	strb	r2, [r3, #0]
			activeBuffer = !activeBuffer;
 800155e:	4b0a      	ldr	r3, [pc, #40]	; (8001588 <addToDoubleBuffer+0x88>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	bf14      	ite	ne
 8001566:	2301      	movne	r3, #1
 8001568:	2300      	moveq	r3, #0
 800156a:	b2db      	uxtb	r3, r3
 800156c:	f083 0301 	eor.w	r3, r3, #1
 8001570:	b2db      	uxtb	r3, r3
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	b2da      	uxtb	r2, r3
 8001578:	4b03      	ldr	r3, [pc, #12]	; (8001588 <addToDoubleBuffer+0x88>)
 800157a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	2000025c 	.word	0x2000025c
 800158c:	20000260 	.word	0x20000260
 8001590:	20002c38 	.word	0x20002c38
 8001594:	20000f3c 	.word	0x20000f3c
 8001598:	2000025e 	.word	0x2000025e
 800159c:	2000025d 	.word	0x2000025d

080015a0 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 80015a0:	b580      	push	{r7, lr}
 80015a2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 80015a4:	2104      	movs	r1, #4
 80015a6:	480a      	ldr	r0, [pc, #40]	; (80015d0 <TIM4_IRQHandler+0x30>)
 80015a8:	f002 fd5e 	bl	8004068 <HAL_GPIO_TogglePin>

	// read adc value
	g_ADCValue = readADC();
 80015ac:	f7ff fc78 	bl	8000ea0 <readADC>
 80015b0:	4602      	mov	r2, r0
 80015b2:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <TIM4_IRQHandler+0x34>)
 80015b4:	601a      	str	r2, [r3, #0]

	// add value to double buffer
	addToDoubleBuffer(g_ADCValue);
 80015b6:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <TIM4_IRQHandler+0x34>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff ffa0 	bl	8001500 <addToDoubleBuffer>

	// clear the flag for resetting the timer
	__HAL_TIM_CLEAR_FLAG(&Timer4Handle, TIM_FLAG_UPDATE);
 80015c0:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <TIM4_IRQHandler+0x38>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f06f 0201 	mvn.w	r2, #1
 80015c8:	611a      	str	r2, [r3, #16]
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	48000400 	.word	0x48000400
 80015d4:	20000258 	.word	0x20000258
 80015d8:	2000173c 	.word	0x2000173c

080015dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015e2:	f001 fb2f 	bl	8002c44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015e6:	f000 f86f 	bl	80016c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ea:	f000 f9d7 	bl	800199c <MX_GPIO_Init>
  MX_LCD_Init();
 80015ee:	f000 f913 	bl	8001818 <MX_LCD_Init>
  MX_QUADSPI_Init();
 80015f2:	f000 f949 	bl	8001888 <MX_QUADSPI_Init>
  MX_USB_HOST_Init();
 80015f6:	f008 fb67 	bl	8009cc8 <MX_USB_HOST_Init>
//  MX_ADC1_Init();
  MX_TIM4_Init();
 80015fa:	f000 f96b 	bl	80018d4 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80015fe:	f000 f99d 	bl	800193c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8001602:	f000 fda7 	bl	8002154 <BSP_LCD_GLASS_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	float hertz = 0;
 8001606:	f04f 0300 	mov.w	r3, #0
 800160a:	603b      	str	r3, [r7, #0]

	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	initFFT();
 800160c:	f7ff fef0 	bl	80013f0 <initFFT>

	long start_tick, duration;

	while (1) {/* USER CODE END WHILE */
		start_tick = HAL_GetTick();
 8001610:	f001 fb84 	bl	8002d1c <HAL_GetTick>
 8001614:	4603      	mov	r3, r0
 8001616:	607b      	str	r3, [r7, #4]

		//createData(&Input);


		if (bufferReady) {
 8001618:	4b16      	ldr	r3, [pc, #88]	; (8001674 <main+0x98>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d01b      	beq.n	8001658 <main+0x7c>
			//hertz = getPeakFrequency();
			// set the buffer ready flag to false
			bufferReady = 0;
 8001620:	4b14      	ldr	r3, [pc, #80]	; (8001674 <main+0x98>)
 8001622:	2200      	movs	r2, #0
 8001624:	701a      	strb	r2, [r3, #0]


			// create float buffer from adc buffer
			// this will then be passed into the fft
			bufferReading = 1;
 8001626:	4b14      	ldr	r3, [pc, #80]	; (8001678 <main+0x9c>)
 8001628:	2201      	movs	r2, #1
 800162a:	701a      	strb	r2, [r3, #0]
			if (activeBuffer) {
 800162c:	4b13      	ldr	r3, [pc, #76]	; (800167c <main+0xa0>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d003      	beq.n	800163c <main+0x60>
				createFFTBuffer(&ADCBuffer0);
 8001634:	4812      	ldr	r0, [pc, #72]	; (8001680 <main+0xa4>)
 8001636:	f7ff fee9 	bl	800140c <createFFTBuffer>
 800163a:	e002      	b.n	8001642 <main+0x66>
			} else {
				createFFTBuffer(&ADCBuffer1);
 800163c:	4811      	ldr	r0, [pc, #68]	; (8001684 <main+0xa8>)
 800163e:	f7ff fee5 	bl	800140c <createFFTBuffer>
			}
			bufferReading = 0;
 8001642:	4b0d      	ldr	r3, [pc, #52]	; (8001678 <main+0x9c>)
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
			}

			// calculate the fft of the buffer

			/* Process the data through the CFFT/CIFFT module */
			getMaxHertz(&hertz);
 8001648:	463b      	mov	r3, r7
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff ff22 	bl	8001494 <getMaxHertz>
				transmitOutputBuffer();
			}

			if (TRANSMIT_BDC_VALUES) {
				// send value to display board
				TransmitValues(0xd,0xc);
 8001650:	210c      	movs	r1, #12
 8001652:	200d      	movs	r0, #13
 8001654:	f000 f818 	bl	8001688 <TransmitValues>
			}

		}

		UserInterface();
 8001658:	f7ff fe96 	bl	8001388 <UserInterface>

		//duration = HAL_GetTick() - start_tick;
		ValueDisplay(hertz, 1);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7fe ff1e 	bl	80004a0 <__aeabi_f2d>
 8001664:	4603      	mov	r3, r0
 8001666:	460c      	mov	r4, r1
 8001668:	2001      	movs	r0, #1
 800166a:	ec44 3b10 	vmov	d0, r3, r4
 800166e:	f7ff fc37 	bl	8000ee0 <ValueDisplay>
		start_tick = HAL_GetTick();
 8001672:	e7cd      	b.n	8001610 <main+0x34>
 8001674:	2000025d 	.word	0x2000025d
 8001678:	2000025e 	.word	0x2000025e
 800167c:	2000025c 	.word	0x2000025c
 8001680:	20002c38 	.word	0x20002c38
 8001684:	20000f3c 	.word	0x20000f3c

08001688 <TransmitValues>:
float ADCToVoltage(int ADCValue) {
	return 3.3 * (float) ADCValue / 4096.0;
}


void TransmitValues(uint8_t MSDigit, uint8_t LSDigit) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	460a      	mov	r2, r1
 8001692:	71fb      	strb	r3, [r7, #7]
 8001694:	4613      	mov	r3, r2
 8001696:	71bb      	strb	r3, [r7, #6]
	// send two 4-bit binary coded decimal numbers with the most
	//significant BCD digit being transmitted in the most significant bits of the serial data.
	uint8_t sendValue = (MSDigit << 4)|LSDigit;
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	011b      	lsls	r3, r3, #4
 800169c:	b25a      	sxtb	r2, r3
 800169e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80016a2:	4313      	orrs	r3, r2
 80016a4:	b25b      	sxtb	r3, r3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&huart1, &sendValue, sizeof(sendValue), HAL_MAX_DELAY); //HAL_MAX_DELAY
 80016aa:	f107 010f 	add.w	r1, r7, #15
 80016ae:	f04f 33ff 	mov.w	r3, #4294967295
 80016b2:	2201      	movs	r2, #1
 80016b4:	4803      	ldr	r0, [pc, #12]	; (80016c4 <TransmitValues+0x3c>)
 80016b6:	f005 ff93 	bl	80075e0 <HAL_UART_Transmit>
}
 80016ba:	bf00      	nop
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	2000177c 	.word	0x2000177c

080016c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b0b8      	sub	sp, #224	; 0xe0
 80016cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016d2:	2244      	movs	r2, #68	; 0x44
 80016d4:	2100      	movs	r1, #0
 80016d6:	4618      	mov	r0, r3
 80016d8:	f009 fbdb 	bl	800ae92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016dc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016ec:	463b      	mov	r3, r7
 80016ee:	2288      	movs	r2, #136	; 0x88
 80016f0:	2100      	movs	r1, #0
 80016f2:	4618      	mov	r0, r3
 80016f4:	f009 fbcd 	bl	800ae92 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 80016f8:	f004 fa9e 	bl	8005c38 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80016fc:	4b44      	ldr	r3, [pc, #272]	; (8001810 <SystemClock_Config+0x148>)
 80016fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001702:	4a43      	ldr	r2, [pc, #268]	; (8001810 <SystemClock_Config+0x148>)
 8001704:	f023 0318 	bic.w	r3, r3, #24
 8001708:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 800170c:	231c      	movs	r3, #28
 800170e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001712:	2301      	movs	r3, #1
 8001714:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001718:	2301      	movs	r3, #1
 800171a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800171e:	2301      	movs	r3, #1
 8001720:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800172a:	2360      	movs	r3, #96	; 0x60
 800172c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001730:	2302      	movs	r3, #2
 8001732:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001736:	2301      	movs	r3, #1
 8001738:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800173c:	2301      	movs	r3, #1
 800173e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001742:	2314      	movs	r3, #20
 8001744:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001748:	2307      	movs	r3, #7
 800174a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800174e:	2302      	movs	r3, #2
 8001750:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001754:	2302      	movs	r3, #2
 8001756:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800175a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800175e:	4618      	mov	r0, r3
 8001760:	f004 fbb6 	bl	8005ed0 <HAL_RCC_OscConfig>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800176a:	f000 fa83 	bl	8001c74 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800176e:	230f      	movs	r3, #15
 8001770:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001774:	2303      	movs	r3, #3
 8001776:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800177a:	2380      	movs	r3, #128	; 0x80
 800177c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001780:	2300      	movs	r3, #0
 8001782:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001786:	2300      	movs	r3, #0
 8001788:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800178c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001790:	2101      	movs	r1, #1
 8001792:	4618      	mov	r0, r3
 8001794:	f004 ff4c 	bl	8006630 <HAL_RCC_ClockConfig>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <SystemClock_Config+0xda>
  {
    Error_Handler();
 800179e:	f000 fa69 	bl	8001c74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80017a2:	4b1c      	ldr	r3, [pc, #112]	; (8001814 <SystemClock_Config+0x14c>)
 80017a4:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80017a6:	2300      	movs	r3, #0
 80017a8:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80017aa:	2300      	movs	r3, #0
 80017ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80017ae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80017b2:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80017b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80017bc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80017c0:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80017c2:	2301      	movs	r3, #1
 80017c4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80017c6:	2301      	movs	r3, #1
 80017c8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80017ca:	2318      	movs	r3, #24
 80017cc:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80017ce:	2307      	movs	r3, #7
 80017d0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80017d2:	2302      	movs	r3, #2
 80017d4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80017d6:	2302      	movs	r3, #2
 80017d8:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 80017da:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 80017de:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017e0:	463b      	mov	r3, r7
 80017e2:	4618      	mov	r0, r3
 80017e4:	f005 f928 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <SystemClock_Config+0x12a>
  {
    Error_Handler();
 80017ee:	f000 fa41 	bl	8001c74 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80017f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80017f6:	f004 fa3d 	bl	8005c74 <HAL_PWREx_ControlVoltageScaling>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <SystemClock_Config+0x13c>
  {
    Error_Handler();
 8001800:	f000 fa38 	bl	8001c74 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001804:	f005 fbfe 	bl	8007004 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001808:	bf00      	nop
 800180a:	37e0      	adds	r7, #224	; 0xe0
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40021000 	.word	0x40021000
 8001814:	00026003 	.word	0x00026003

08001818 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 800181c:	4b18      	ldr	r3, [pc, #96]	; (8001880 <MX_LCD_Init+0x68>)
 800181e:	4a19      	ldr	r2, [pc, #100]	; (8001884 <MX_LCD_Init+0x6c>)
 8001820:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8001822:	4b17      	ldr	r3, [pc, #92]	; (8001880 <MX_LCD_Init+0x68>)
 8001824:	2200      	movs	r2, #0
 8001826:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8001828:	4b15      	ldr	r3, [pc, #84]	; (8001880 <MX_LCD_Init+0x68>)
 800182a:	2200      	movs	r2, #0
 800182c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 800182e:	4b14      	ldr	r3, [pc, #80]	; (8001880 <MX_LCD_Init+0x68>)
 8001830:	220c      	movs	r2, #12
 8001832:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <MX_LCD_Init+0x68>)
 8001836:	2200      	movs	r2, #0
 8001838:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_LCD_Init+0x68>)
 800183c:	2200      	movs	r2, #0
 800183e:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <MX_LCD_Init+0x68>)
 8001842:	2200      	movs	r2, #0
 8001844:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <MX_LCD_Init+0x68>)
 8001848:	2200      	movs	r2, #0
 800184a:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_LCD_Init+0x68>)
 800184e:	2200      	movs	r2, #0
 8001850:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <MX_LCD_Init+0x68>)
 8001854:	2200      	movs	r2, #0
 8001856:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001858:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_LCD_Init+0x68>)
 800185a:	2200      	movs	r2, #0
 800185c:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800185e:	4b08      	ldr	r3, [pc, #32]	; (8001880 <MX_LCD_Init+0x68>)
 8001860:	2200      	movs	r2, #0
 8001862:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_LCD_Init+0x68>)
 8001866:	2200      	movs	r2, #0
 8001868:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800186a:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_LCD_Init+0x68>)
 800186c:	f004 f818 	bl	80058a0 <HAL_LCD_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8001876:	f000 f9fd 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	200017fc 	.word	0x200017fc
 8001884:	40002400 	.word	0x40002400

08001888 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <MX_QUADSPI_Init+0x44>)
 800188e:	4a10      	ldr	r2, [pc, #64]	; (80018d0 <MX_QUADSPI_Init+0x48>)
 8001890:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001892:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <MX_QUADSPI_Init+0x44>)
 8001894:	22ff      	movs	r2, #255	; 0xff
 8001896:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001898:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <MX_QUADSPI_Init+0x44>)
 800189a:	2201      	movs	r2, #1
 800189c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800189e:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <MX_QUADSPI_Init+0x44>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 80018a4:	4b09      	ldr	r3, [pc, #36]	; (80018cc <MX_QUADSPI_Init+0x44>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80018aa:	4b08      	ldr	r3, [pc, #32]	; (80018cc <MX_QUADSPI_Init+0x44>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80018b0:	4b06      	ldr	r3, [pc, #24]	; (80018cc <MX_QUADSPI_Init+0x44>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80018b6:	4805      	ldr	r0, [pc, #20]	; (80018cc <MX_QUADSPI_Init+0x44>)
 80018b8:	f004 fa42 	bl	8005d40 <HAL_QSPI_Init>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 80018c2:	f000 f9d7 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20003438 	.word	0x20003438
 80018d0:	a0001000 	.word	0xa0001000

080018d4 <MX_TIM4_Init>:
/**
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
	Timer4Handle.Instance = TIM4;
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <MX_TIM4_Init+0x5c>)
 80018dc:	4a15      	ldr	r2, [pc, #84]	; (8001934 <MX_TIM4_Init+0x60>)
 80018de:	601a      	str	r2, [r3, #0]
	Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018e0:	4b13      	ldr	r3, [pc, #76]	; (8001930 <MX_TIM4_Init+0x5c>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	609a      	str	r2, [r3, #8]
	Timer4Handle.Init.ClockDivision = 0;
 80018e6:	4b12      	ldr	r3, [pc, #72]	; (8001930 <MX_TIM4_Init+0x5c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
	Timer4Handle.Init.Prescaler = 1; // should be 1 for normal operation
 80018ec:	4b10      	ldr	r3, [pc, #64]	; (8001930 <MX_TIM4_Init+0x5c>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	605a      	str	r2, [r3, #4]
	Timer4Handle.Init.Period = 4000 / 0.8018; // 4Mhz/SAMPLING_RATE = 4000000/1000
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <MX_TIM4_Init+0x5c>)
 80018f4:	f241 327c 	movw	r2, #4988	; 0x137c
 80018f8:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM4_CLK_ENABLE();
 80018fa:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <MX_TIM4_Init+0x64>)
 80018fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018fe:	4a0e      	ldr	r2, [pc, #56]	; (8001938 <MX_TIM4_Init+0x64>)
 8001900:	f043 0304 	orr.w	r3, r3, #4
 8001904:	6593      	str	r3, [r2, #88]	; 0x58
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <MX_TIM4_Init+0x64>)
 8001908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800190a:	f003 0304 	and.w	r3, r3, #4
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
	HAL_TIM_Base_Init(&Timer4Handle);
 8001912:	4807      	ldr	r0, [pc, #28]	; (8001930 <MX_TIM4_Init+0x5c>)
 8001914:	f005 fd50 	bl	80073b8 <HAL_TIM_Base_Init>
//	HAL_TIM_Base_Start_IT(&Timer4Handle);
	HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001918:	2200      	movs	r2, #0
 800191a:	2107      	movs	r1, #7
 800191c:	201e      	movs	r0, #30
 800191e:	f002 f994 	bl	8003c4a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001922:	201e      	movs	r0, #30
 8001924:	f002 f9ad 	bl	8003c82 <HAL_NVIC_EnableIRQ>

}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	2000173c 	.word	0x2000173c
 8001934:	40000800 	.word	0x40000800
 8001938:	40021000 	.word	0x40021000

0800193c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001940:	4b14      	ldr	r3, [pc, #80]	; (8001994 <MX_USART1_UART_Init+0x58>)
 8001942:	4a15      	ldr	r2, [pc, #84]	; (8001998 <MX_USART1_UART_Init+0x5c>)
 8001944:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001946:	4b13      	ldr	r3, [pc, #76]	; (8001994 <MX_USART1_UART_Init+0x58>)
 8001948:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800194c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800194e:	4b11      	ldr	r3, [pc, #68]	; (8001994 <MX_USART1_UART_Init+0x58>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001954:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <MX_USART1_UART_Init+0x58>)
 8001956:	2200      	movs	r2, #0
 8001958:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 800195a:	4b0e      	ldr	r3, [pc, #56]	; (8001994 <MX_USART1_UART_Init+0x58>)
 800195c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001960:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001962:	4b0c      	ldr	r3, [pc, #48]	; (8001994 <MX_USART1_UART_Init+0x58>)
 8001964:	220c      	movs	r2, #12
 8001966:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001968:	4b0a      	ldr	r3, [pc, #40]	; (8001994 <MX_USART1_UART_Init+0x58>)
 800196a:	2200      	movs	r2, #0
 800196c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800196e:	4b09      	ldr	r3, [pc, #36]	; (8001994 <MX_USART1_UART_Init+0x58>)
 8001970:	2200      	movs	r2, #0
 8001972:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001974:	4b07      	ldr	r3, [pc, #28]	; (8001994 <MX_USART1_UART_Init+0x58>)
 8001976:	2200      	movs	r2, #0
 8001978:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800197a:	4b06      	ldr	r3, [pc, #24]	; (8001994 <MX_USART1_UART_Init+0x58>)
 800197c:	2200      	movs	r2, #0
 800197e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001980:	4804      	ldr	r0, [pc, #16]	; (8001994 <MX_USART1_UART_Init+0x58>)
 8001982:	f005 fddf 	bl	8007544 <HAL_UART_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 800198c:	f000 f972 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001990:	bf00      	nop
 8001992:	bd80      	pop	{r7, pc}
 8001994:	2000177c 	.word	0x2000177c
 8001998:	40013800 	.word	0x40013800

0800199c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08c      	sub	sp, #48	; 0x30
 80019a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a2:	f107 031c 	add.w	r3, r7, #28
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019b2:	4baa      	ldr	r3, [pc, #680]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b6:	4aa9      	ldr	r2, [pc, #676]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019b8:	f043 0310 	orr.w	r3, r3, #16
 80019bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019be:	4ba7      	ldr	r3, [pc, #668]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c2:	f003 0310 	and.w	r3, r3, #16
 80019c6:	61bb      	str	r3, [r7, #24]
 80019c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ca:	4ba4      	ldr	r3, [pc, #656]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ce:	4aa3      	ldr	r2, [pc, #652]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019d0:	f043 0304 	orr.w	r3, r3, #4
 80019d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019d6:	4ba1      	ldr	r3, [pc, #644]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019da:	f003 0304 	and.w	r3, r3, #4
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019e2:	4b9e      	ldr	r3, [pc, #632]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e6:	4a9d      	ldr	r2, [pc, #628]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019ee:	4b9b      	ldr	r3, [pc, #620]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fa:	4b98      	ldr	r3, [pc, #608]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fe:	4a97      	ldr	r2, [pc, #604]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a06:	4b95      	ldr	r3, [pc, #596]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a12:	4b92      	ldr	r3, [pc, #584]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 8001a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a16:	4a91      	ldr	r2, [pc, #580]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 8001a18:	f043 0302 	orr.w	r3, r3, #2
 8001a1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a1e:	4b8f      	ldr	r3, [pc, #572]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	60bb      	str	r3, [r7, #8]
 8001a28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a2a:	4b8c      	ldr	r3, [pc, #560]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a2e:	4a8b      	ldr	r2, [pc, #556]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 8001a30:	f043 0308 	orr.w	r3, r3, #8
 8001a34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a36:	4b89      	ldr	r3, [pc, #548]	; (8001c5c <MX_GPIO_Init+0x2c0>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a3a:	f003 0308 	and.w	r3, r3, #8
 8001a3e:	607b      	str	r3, [r7, #4]
 8001a40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8001a42:	2200      	movs	r2, #0
 8001a44:	f240 1109 	movw	r1, #265	; 0x109
 8001a48:	4885      	ldr	r0, [pc, #532]	; (8001c60 <MX_GPIO_Init+0x2c4>)
 8001a4a:	f002 faf5 	bl	8004038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	210d      	movs	r1, #13
 8001a52:	4884      	ldr	r0, [pc, #528]	; (8001c64 <MX_GPIO_Init+0x2c8>)
 8001a54:	f002 faf0 	bl	8004038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a5e:	4882      	ldr	r0, [pc, #520]	; (8001c68 <MX_GPIO_Init+0x2cc>)
 8001a60:	f002 faea 	bl	8004038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001a64:	2200      	movs	r2, #0
 8001a66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a6a:	487f      	ldr	r0, [pc, #508]	; (8001c68 <MX_GPIO_Init+0x2cc>)
 8001a6c:	f002 fae4 	bl	8004038 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001a70:	2200      	movs	r2, #0
 8001a72:	2180      	movs	r1, #128	; 0x80
 8001a74:	487d      	ldr	r0, [pc, #500]	; (8001c6c <MX_GPIO_Init+0x2d0>)
 8001a76:	f002 fadf 	bl	8004038 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin 
                           AUDIO_DIN_Pin */
  GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin 
 8001a7a:	23f4      	movs	r3, #244	; 0xf4
 8001a7c:	61fb      	str	r3, [r7, #28]
                          |AUDIO_DIN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a86:	2303      	movs	r3, #3
 8001a88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001a8a:	230d      	movs	r3, #13
 8001a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a8e:	f107 031c 	add.w	r3, r7, #28
 8001a92:	4619      	mov	r1, r3
 8001a94:	4872      	ldr	r0, [pc, #456]	; (8001c60 <MX_GPIO_Init+0x2c4>)
 8001a96:	f002 f90f 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001a9a:	2308      	movs	r3, #8
 8001a9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001aaa:	f107 031c 	add.w	r3, r7, #28
 8001aae:	4619      	mov	r1, r3
 8001ab0:	486b      	ldr	r0, [pc, #428]	; (8001c60 <MX_GPIO_Init+0x2c4>)
 8001ab2:	f002 f901 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8001ab6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001aba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001abc:	4b6c      	ldr	r3, [pc, #432]	; (8001c70 <MX_GPIO_Init+0x2d4>)
 8001abe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ac4:	f107 031c 	add.w	r3, r7, #28
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4867      	ldr	r0, [pc, #412]	; (8001c68 <MX_GPIO_Init+0x2cc>)
 8001acc:	f002 f8f4 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8001ad0:	2307      	movs	r3, #7
 8001ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001adc:	f107 031c 	add.w	r3, r7, #28
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4861      	ldr	r0, [pc, #388]	; (8001c68 <MX_GPIO_Init+0x2cc>)
 8001ae4:	f002 f8e8 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8001ae8:	232e      	movs	r3, #46	; 0x2e
 8001aea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aec:	2300      	movs	r3, #0
 8001aee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001af0:	2302      	movs	r3, #2
 8001af2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af4:	f107 031c 	add.w	r3, r7, #28
 8001af8:	4619      	mov	r1, r3
 8001afa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001afe:	f002 f8db 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001b02:	2310      	movs	r3, #16
 8001b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b06:	4b5a      	ldr	r3, [pc, #360]	; (8001c70 <MX_GPIO_Init+0x2d4>)
 8001b08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001b0e:	f107 031c 	add.w	r3, r7, #28
 8001b12:	4619      	mov	r1, r3
 8001b14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b18:	f002 f8ce 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|M3V3_REG_ON_Pin;
 8001b1c:	2309      	movs	r3, #9
 8001b1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b20:	2301      	movs	r3, #1
 8001b22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2c:	f107 031c 	add.w	r3, r7, #28
 8001b30:	4619      	mov	r1, r3
 8001b32:	484c      	ldr	r0, [pc, #304]	; (8001c64 <MX_GPIO_Init+0x2c8>)
 8001b34:	f002 f8c0 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001b38:	2304      	movs	r3, #4
 8001b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b40:	2301      	movs	r3, #1
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001b48:	f107 031c 	add.w	r3, r7, #28
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4845      	ldr	r0, [pc, #276]	; (8001c64 <MX_GPIO_Init+0x2c8>)
 8001b50:	f002 f8b2 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001b54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b62:	2303      	movs	r3, #3
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001b66:	f107 031c 	add.w	r3, r7, #28
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	483c      	ldr	r0, [pc, #240]	; (8001c60 <MX_GPIO_Init+0x2c4>)
 8001b6e:	f002 f8a3 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_CLK_Pin */
  GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8001b72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b78:	2302      	movs	r3, #2
 8001b7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b80:	2300      	movs	r3, #0
 8001b82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001b84:	230d      	movs	r3, #13
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 8001b88:	f107 031c 	add.w	r3, r7, #28
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4834      	ldr	r0, [pc, #208]	; (8001c60 <MX_GPIO_Init+0x2c4>)
 8001b90:	f002 f892 	bl	8003cb8 <HAL_GPIO_Init>
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
//  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
//  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8001b94:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001b98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ba6:	f107 031c 	add.w	r3, r7, #28
 8001baa:	4619      	mov	r1, r3
 8001bac:	482e      	ldr	r0, [pc, #184]	; (8001c68 <MX_GPIO_Init+0x2cc>)
 8001bae:	f002 f883 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8001bb2:	2305      	movs	r3, #5
 8001bb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bb6:	4b2e      	ldr	r3, [pc, #184]	; (8001c70 <MX_GPIO_Init+0x2d4>)
 8001bb8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bbe:	f107 031c 	add.w	r3, r7, #28
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4829      	ldr	r0, [pc, #164]	; (8001c6c <MX_GPIO_Init+0x2d0>)
 8001bc6:	f002 f877 	bl	8003cb8 <HAL_GPIO_Init>
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
//  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
//  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bca:	23c0      	movs	r3, #192	; 0xc0
 8001bcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bda:	2307      	movs	r3, #7
 8001bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bde:	f107 031c 	add.w	r3, r7, #28
 8001be2:	4619      	mov	r1, r3
 8001be4:	481f      	ldr	r0, [pc, #124]	; (8001c64 <MX_GPIO_Init+0x2c8>)
 8001be6:	f002 f867 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001bea:	2380      	movs	r3, #128	; 0x80
 8001bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001bfa:	f107 031c 	add.w	r3, r7, #28
 8001bfe:	4619      	mov	r1, r3
 8001c00:	481a      	ldr	r0, [pc, #104]	; (8001c6c <MX_GPIO_Init+0x2d0>)
 8001c02:	f002 f859 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001c06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c0c:	4b18      	ldr	r3, [pc, #96]	; (8001c70 <MX_GPIO_Init+0x2d4>)
 8001c0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001c14:	f107 031c 	add.w	r3, r7, #28
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4812      	ldr	r0, [pc, #72]	; (8001c64 <MX_GPIO_Init+0x2c8>)
 8001c1c:	f002 f84c 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8001c20:	2301      	movs	r3, #1
 8001c22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c24:	2301      	movs	r3, #1
 8001c26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001c30:	f107 031c 	add.w	r3, r7, #28
 8001c34:	4619      	mov	r1, r3
 8001c36:	480a      	ldr	r0, [pc, #40]	; (8001c60 <MX_GPIO_Init+0x2c4>)
 8001c38:	f002 f83e 	bl	8003cb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c40:	4b0b      	ldr	r3, [pc, #44]	; (8001c70 <MX_GPIO_Init+0x2d4>)
 8001c42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001c48:	f107 031c 	add.w	r3, r7, #28
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4804      	ldr	r0, [pc, #16]	; (8001c60 <MX_GPIO_Init+0x2c4>)
 8001c50:	f002 f832 	bl	8003cb8 <HAL_GPIO_Init>

}
 8001c54:	bf00      	nop
 8001c56:	3730      	adds	r7, #48	; 0x30
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	48001000 	.word	0x48001000
 8001c64:	48000400 	.word	0x48000400
 8001c68:	48000800 	.word	0x48000800
 8001c6c:	48000c00 	.word	0x48000c00
 8001c70:	10120000 	.word	0x10120000

08001c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
	...

08001c84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <HAL_MspInit+0x44>)
 8001c8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c8e:	4a0e      	ldr	r2, [pc, #56]	; (8001cc8 <HAL_MspInit+0x44>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6613      	str	r3, [r2, #96]	; 0x60
 8001c96:	4b0c      	ldr	r3, [pc, #48]	; (8001cc8 <HAL_MspInit+0x44>)
 8001c98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	607b      	str	r3, [r7, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <HAL_MspInit+0x44>)
 8001ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca6:	4a08      	ldr	r2, [pc, #32]	; (8001cc8 <HAL_MspInit+0x44>)
 8001ca8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cac:	6593      	str	r3, [r2, #88]	; 0x58
 8001cae:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <HAL_MspInit+0x44>)
 8001cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cb6:	603b      	str	r3, [r7, #0]
 8001cb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	40021000 	.word	0x40021000

08001ccc <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08c      	sub	sp, #48	; 0x30
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 031c 	add.w	r3, r7, #28
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a44      	ldr	r2, [pc, #272]	; (8001dfc <HAL_LCD_MspInit+0x130>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	f040 8081 	bne.w	8001df2 <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001cf0:	4b43      	ldr	r3, [pc, #268]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf4:	4a42      	ldr	r2, [pc, #264]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001cf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cfa:	6593      	str	r3, [r2, #88]	; 0x58
 8001cfc:	4b40      	ldr	r3, [pc, #256]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d04:	61bb      	str	r3, [r7, #24]
 8001d06:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d08:	4b3d      	ldr	r3, [pc, #244]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d0c:	4a3c      	ldr	r2, [pc, #240]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d0e:	f043 0304 	orr.w	r3, r3, #4
 8001d12:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d14:	4b3a      	ldr	r3, [pc, #232]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d18:	f003 0304 	and.w	r3, r3, #4
 8001d1c:	617b      	str	r3, [r7, #20]
 8001d1e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d20:	4b37      	ldr	r3, [pc, #220]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d24:	4a36      	ldr	r2, [pc, #216]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d2c:	4b34      	ldr	r3, [pc, #208]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d30:	f003 0301 	and.w	r3, r3, #1
 8001d34:	613b      	str	r3, [r7, #16]
 8001d36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d38:	4b31      	ldr	r3, [pc, #196]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d3c:	4a30      	ldr	r2, [pc, #192]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d3e:	f043 0302 	orr.w	r3, r3, #2
 8001d42:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d44:	4b2e      	ldr	r3, [pc, #184]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d48:	f003 0302 	and.w	r3, r3, #2
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d50:	4b2b      	ldr	r3, [pc, #172]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d54:	4a2a      	ldr	r2, [pc, #168]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d56:	f043 0308 	orr.w	r3, r3, #8
 8001d5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d5c:	4b28      	ldr	r3, [pc, #160]	; (8001e00 <HAL_LCD_MspInit+0x134>)
 8001d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d60:	f003 0308 	and.w	r3, r3, #8
 8001d64:	60bb      	str	r3, [r7, #8]
 8001d66:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8001d68:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001d6c:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001d7a:	230b      	movs	r3, #11
 8001d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d7e:	f107 031c 	add.w	r3, r7, #28
 8001d82:	4619      	mov	r1, r3
 8001d84:	481f      	ldr	r0, [pc, #124]	; (8001e04 <HAL_LCD_MspInit+0x138>)
 8001d86:	f001 ff97 	bl	8003cb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8001d8a:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8001d8e:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d90:	2302      	movs	r3, #2
 8001d92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d94:	2300      	movs	r3, #0
 8001d96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001d9c:	230b      	movs	r3, #11
 8001d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da0:	f107 031c 	add.w	r3, r7, #28
 8001da4:	4619      	mov	r1, r3
 8001da6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001daa:	f001 ff85 	bl	8003cb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 8001dae:	f24f 2330 	movw	r3, #62000	; 0xf230
 8001db2:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db4:	2302      	movs	r3, #2
 8001db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001dc0:	230b      	movs	r3, #11
 8001dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc4:	f107 031c 	add.w	r3, r7, #28
 8001dc8:	4619      	mov	r1, r3
 8001dca:	480f      	ldr	r0, [pc, #60]	; (8001e08 <HAL_LCD_MspInit+0x13c>)
 8001dcc:	f001 ff74 	bl	8003cb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8001dd0:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001dd4:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dde:	2300      	movs	r3, #0
 8001de0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001de2:	230b      	movs	r3, #11
 8001de4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001de6:	f107 031c 	add.w	r3, r7, #28
 8001dea:	4619      	mov	r1, r3
 8001dec:	4807      	ldr	r0, [pc, #28]	; (8001e0c <HAL_LCD_MspInit+0x140>)
 8001dee:	f001 ff63 	bl	8003cb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8001df2:	bf00      	nop
 8001df4:	3730      	adds	r7, #48	; 0x30
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40002400 	.word	0x40002400
 8001e00:	40021000 	.word	0x40021000
 8001e04:	48000800 	.word	0x48000800
 8001e08:	48000400 	.word	0x48000400
 8001e0c:	48000c00 	.word	0x48000c00

08001e10 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	; 0x28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e18:	f107 0314 	add.w	r3, r7, #20
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a17      	ldr	r2, [pc, #92]	; (8001e8c <HAL_QSPI_MspInit+0x7c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d128      	bne.n	8001e84 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001e32:	4b17      	ldr	r3, [pc, #92]	; (8001e90 <HAL_QSPI_MspInit+0x80>)
 8001e34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e36:	4a16      	ldr	r2, [pc, #88]	; (8001e90 <HAL_QSPI_MspInit+0x80>)
 8001e38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e3c:	6513      	str	r3, [r2, #80]	; 0x50
 8001e3e:	4b14      	ldr	r3, [pc, #80]	; (8001e90 <HAL_QSPI_MspInit+0x80>)
 8001e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e4a:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <HAL_QSPI_MspInit+0x80>)
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e4e:	4a10      	ldr	r2, [pc, #64]	; (8001e90 <HAL_QSPI_MspInit+0x80>)
 8001e50:	f043 0310 	orr.w	r3, r3, #16
 8001e54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e56:	4b0e      	ldr	r3, [pc, #56]	; (8001e90 <HAL_QSPI_MspInit+0x80>)
 8001e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e5a:	f003 0310 	and.w	r3, r3, #16
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8001e62:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001e66:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e70:	2303      	movs	r3, #3
 8001e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001e74:	230a      	movs	r3, #10
 8001e76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	4805      	ldr	r0, [pc, #20]	; (8001e94 <HAL_QSPI_MspInit+0x84>)
 8001e80:	f001 ff1a 	bl	8003cb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001e84:	bf00      	nop
 8001e86:	3728      	adds	r7, #40	; 0x28
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	a0001000 	.word	0xa0001000
 8001e90:	40021000 	.word	0x40021000
 8001e94:	48001000 	.word	0x48001000

08001e98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a0d      	ldr	r2, [pc, #52]	; (8001edc <HAL_TIM_Base_MspInit+0x44>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d113      	bne.n	8001ed2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001eaa:	4b0d      	ldr	r3, [pc, #52]	; (8001ee0 <HAL_TIM_Base_MspInit+0x48>)
 8001eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eae:	4a0c      	ldr	r2, [pc, #48]	; (8001ee0 <HAL_TIM_Base_MspInit+0x48>)
 8001eb0:	f043 0304 	orr.w	r3, r3, #4
 8001eb4:	6593      	str	r3, [r2, #88]	; 0x58
 8001eb6:	4b0a      	ldr	r3, [pc, #40]	; (8001ee0 <HAL_TIM_Base_MspInit+0x48>)
 8001eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eba:	f003 0304 	and.w	r3, r3, #4
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	201e      	movs	r0, #30
 8001ec8:	f001 febf 	bl	8003c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ecc:	201e      	movs	r0, #30
 8001ece:	f001 fed8 	bl	8003c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ed2:	bf00      	nop
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40000800 	.word	0x40000800
 8001ee0:	40021000 	.word	0x40021000

08001ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08a      	sub	sp, #40	; 0x28
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	f107 0314 	add.w	r3, r7, #20
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
 8001efa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a17      	ldr	r2, [pc, #92]	; (8001f60 <HAL_UART_MspInit+0x7c>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d127      	bne.n	8001f56 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f06:	4b17      	ldr	r3, [pc, #92]	; (8001f64 <HAL_UART_MspInit+0x80>)
 8001f08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f0a:	4a16      	ldr	r2, [pc, #88]	; (8001f64 <HAL_UART_MspInit+0x80>)
 8001f0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f10:	6613      	str	r3, [r2, #96]	; 0x60
 8001f12:	4b14      	ldr	r3, [pc, #80]	; (8001f64 <HAL_UART_MspInit+0x80>)
 8001f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1e:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <HAL_UART_MspInit+0x80>)
 8001f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f22:	4a10      	ldr	r2, [pc, #64]	; (8001f64 <HAL_UART_MspInit+0x80>)
 8001f24:	f043 0302 	orr.w	r3, r3, #2
 8001f28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <HAL_UART_MspInit+0x80>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	60fb      	str	r3, [r7, #12]
 8001f34:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f36:	23c0      	movs	r3, #192	; 0xc0
 8001f38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f42:	2303      	movs	r3, #3
 8001f44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f46:	2307      	movs	r3, #7
 8001f48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4a:	f107 0314 	add.w	r3, r7, #20
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4805      	ldr	r0, [pc, #20]	; (8001f68 <HAL_UART_MspInit+0x84>)
 8001f52:	f001 feb1 	bl	8003cb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f56:	bf00      	nop
 8001f58:	3728      	adds	r7, #40	; 0x28
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40013800 	.word	0x40013800
 8001f64:	40021000 	.word	0x40021000
 8001f68:	48000400 	.word	0x48000400

08001f6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f7e:	e7fe      	b.n	8001f7e <HardFault_Handler+0x4>

08001f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f84:	e7fe      	b.n	8001f84 <MemManage_Handler+0x4>

08001f86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f86:	b480      	push	{r7}
 8001f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8a:	e7fe      	b.n	8001f8a <BusFault_Handler+0x4>

08001f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f90:	e7fe      	b.n	8001f90 <UsageFault_Handler+0x4>

08001f92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc0:	f000 fe9a 	bl	8002cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001fcc:	4802      	ldr	r0, [pc, #8]	; (8001fd8 <ADC1_2_IRQHandler+0x10>)
 8001fce:	f001 f991 	bl	80032f4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000278 	.word	0x20000278

08001fdc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001fe0:	4802      	ldr	r0, [pc, #8]	; (8001fec <OTG_FS_IRQHandler+0x10>)
 8001fe2:	f002 fadb 	bl	800459c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20003898 	.word	0x20003898

08001ff0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001ff8:	4b11      	ldr	r3, [pc, #68]	; (8002040 <_sbrk+0x50>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d102      	bne.n	8002006 <_sbrk+0x16>
		heap_end = &end;
 8002000:	4b0f      	ldr	r3, [pc, #60]	; (8002040 <_sbrk+0x50>)
 8002002:	4a10      	ldr	r2, [pc, #64]	; (8002044 <_sbrk+0x54>)
 8002004:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002006:	4b0e      	ldr	r3, [pc, #56]	; (8002040 <_sbrk+0x50>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800200c:	4b0c      	ldr	r3, [pc, #48]	; (8002040 <_sbrk+0x50>)
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4413      	add	r3, r2
 8002014:	466a      	mov	r2, sp
 8002016:	4293      	cmp	r3, r2
 8002018:	d907      	bls.n	800202a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800201a:	f008 fef5 	bl	800ae08 <__errno>
 800201e:	4602      	mov	r2, r0
 8002020:	230c      	movs	r3, #12
 8002022:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002024:	f04f 33ff 	mov.w	r3, #4294967295
 8002028:	e006      	b.n	8002038 <_sbrk+0x48>
	}

	heap_end += incr;
 800202a:	4b05      	ldr	r3, [pc, #20]	; (8002040 <_sbrk+0x50>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4413      	add	r3, r2
 8002032:	4a03      	ldr	r2, [pc, #12]	; (8002040 <_sbrk+0x50>)
 8002034:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002036:	68fb      	ldr	r3, [r7, #12]
}
 8002038:	4618      	mov	r0, r3
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000264 	.word	0x20000264
 8002044:	20003b60 	.word	0x20003b60

08002048 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800204c:	4b17      	ldr	r3, [pc, #92]	; (80020ac <SystemInit+0x64>)
 800204e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002052:	4a16      	ldr	r2, [pc, #88]	; (80020ac <SystemInit+0x64>)
 8002054:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002058:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800205c:	4b14      	ldr	r3, [pc, #80]	; (80020b0 <SystemInit+0x68>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a13      	ldr	r2, [pc, #76]	; (80020b0 <SystemInit+0x68>)
 8002062:	f043 0301 	orr.w	r3, r3, #1
 8002066:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002068:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <SystemInit+0x68>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800206e:	4b10      	ldr	r3, [pc, #64]	; (80020b0 <SystemInit+0x68>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a0f      	ldr	r2, [pc, #60]	; (80020b0 <SystemInit+0x68>)
 8002074:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002078:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800207c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800207e:	4b0c      	ldr	r3, [pc, #48]	; (80020b0 <SystemInit+0x68>)
 8002080:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002084:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002086:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <SystemInit+0x68>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a09      	ldr	r2, [pc, #36]	; (80020b0 <SystemInit+0x68>)
 800208c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002090:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002092:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <SystemInit+0x68>)
 8002094:	2200      	movs	r2, #0
 8002096:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002098:	4b04      	ldr	r3, [pc, #16]	; (80020ac <SystemInit+0x64>)
 800209a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800209e:	609a      	str	r2, [r3, #8]
#endif
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	e000ed00 	.word	0xe000ed00
 80020b0:	40021000 	.word	0x40021000

080020b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80020b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020ec <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80020b8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80020ba:	e003      	b.n	80020c4 <LoopCopyDataInit>

080020bc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80020bc:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80020be:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80020c0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80020c2:	3104      	adds	r1, #4

080020c4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80020c4:	480b      	ldr	r0, [pc, #44]	; (80020f4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80020c6:	4b0c      	ldr	r3, [pc, #48]	; (80020f8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80020c8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80020ca:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80020cc:	d3f6      	bcc.n	80020bc <CopyDataInit>
	ldr	r2, =_sbss
 80020ce:	4a0b      	ldr	r2, [pc, #44]	; (80020fc <LoopForever+0x12>)
	b	LoopFillZerobss
 80020d0:	e002      	b.n	80020d8 <LoopFillZerobss>

080020d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80020d2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80020d4:	f842 3b04 	str.w	r3, [r2], #4

080020d8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <LoopForever+0x16>)
	cmp	r2, r3
 80020da:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80020dc:	d3f9      	bcc.n	80020d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80020de:	f7ff ffb3 	bl	8002048 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020e2:	f008 fe97 	bl	800ae14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020e6:	f7ff fa79 	bl	80015dc <main>

080020ea <LoopForever>:

LoopForever:
    b LoopForever
 80020ea:	e7fe      	b.n	80020ea <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80020ec:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80020f0:	08015508 	.word	0x08015508
	ldr	r0, =_sdata
 80020f4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80020f8:	2000021c 	.word	0x2000021c
	ldr	r2, =_sbss
 80020fc:	2000021c 	.word	0x2000021c
	ldr	r3, = _ebss
 8002100:	20003b60 	.word	0x20003b60

08002104 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002104:	e7fe      	b.n	8002104 <ADC3_IRQHandler>
	...

08002108 <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 800210e:	2300      	movs	r3, #0
 8002110:	71fb      	strb	r3, [r7, #7]
 8002112:	e012      	b.n	800213a <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	4a0d      	ldr	r2, [pc, #52]	; (800214c <BSP_JOY_GetState+0x44>)
 8002118:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	4a0c      	ldr	r2, [pc, #48]	; (8002150 <BSP_JOY_GetState+0x48>)
 8002120:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002124:	4619      	mov	r1, r3
 8002126:	f001 ff6f 	bl	8004008 <HAL_GPIO_ReadPin>
 800212a:	4603      	mov	r3, r0
 800212c:	2b01      	cmp	r3, #1
 800212e:	d101      	bne.n	8002134 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	e006      	b.n	8002142 <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	3301      	adds	r3, #1
 8002138:	71fb      	strb	r3, [r7, #7]
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	2b04      	cmp	r3, #4
 800213e:	d9e9      	bls.n	8002114 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 8002140:	2305      	movs	r3, #5
}
 8002142:	4618      	mov	r0, r3
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	2000000c 	.word	0x2000000c
 8002150:	0800ca74 	.word	0x0800ca74

08002154 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8002158:	4b19      	ldr	r3, [pc, #100]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 800215a:	4a1a      	ldr	r2, [pc, #104]	; (80021c4 <BSP_LCD_GLASS_Init+0x70>)
 800215c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800215e:	4b18      	ldr	r3, [pc, #96]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002160:	2200      	movs	r2, #0
 8002162:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002164:	4b16      	ldr	r3, [pc, #88]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002166:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800216a:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 800216c:	4b14      	ldr	r3, [pc, #80]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 800216e:	220c      	movs	r2, #12
 8002170:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002172:	4b13      	ldr	r3, [pc, #76]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002174:	2240      	movs	r2, #64	; 0x40
 8002176:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8002178:	4b11      	ldr	r3, [pc, #68]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 800217a:	2200      	movs	r2, #0
 800217c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800217e:	4b10      	ldr	r3, [pc, #64]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002180:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002184:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8002186:	4b0e      	ldr	r3, [pc, #56]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002188:	2200      	movs	r2, #0
 800218a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 800218e:	2240      	movs	r2, #64	; 0x40
 8002190:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002192:	4b0b      	ldr	r3, [pc, #44]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 8002194:	2200      	movs	r2, #0
 8002196:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8002198:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 800219a:	2200      	movs	r2, #0
 800219c:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800219e:	4b08      	ldr	r3, [pc, #32]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 80021a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021a4:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80021a6:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80021ac:	4804      	ldr	r0, [pc, #16]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 80021ae:	f000 f839 	bl	8002224 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80021b2:	4803      	ldr	r0, [pc, #12]	; (80021c0 <BSP_LCD_GLASS_Init+0x6c>)
 80021b4:	f003 fb74 	bl	80058a0 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80021b8:	f000 f82a 	bl	8002210 <BSP_LCD_GLASS_Clear>
}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	2000348c 	.word	0x2000348c
 80021c4:	40002400 	.word	0x40002400

080021c8 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80021d0:	2300      	movs	r3, #0
 80021d2:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80021d4:	e00b      	b.n	80021ee <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	2200      	movs	r2, #0
 80021da:	2100      	movs	r1, #0
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f9b1 	bl	8002544 <WriteChar>

    /* Point on the next character */
    ptr++;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	3301      	adds	r3, #1
 80021e6:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
 80021ea:	3301      	adds	r3, #1
 80021ec:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d002      	beq.n	80021fc <BSP_LCD_GLASS_DisplayString+0x34>
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
 80021f8:	2b05      	cmp	r3, #5
 80021fa:	d9ec      	bls.n	80021d6 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80021fc:	4803      	ldr	r0, [pc, #12]	; (800220c <BSP_LCD_GLASS_DisplayString+0x44>)
 80021fe:	f003 fcc0 	bl	8005b82 <HAL_LCD_UpdateDisplayRequest>
}
 8002202:	bf00      	nop
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	2000348c 	.word	0x2000348c

08002210 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002214:	4802      	ldr	r0, [pc, #8]	; (8002220 <BSP_LCD_GLASS_Clear+0x10>)
 8002216:	f003 fc5e 	bl	8005ad6 <HAL_LCD_Clear>
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	2000348c 	.word	0x2000348c

08002224 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b0c0      	sub	sp, #256	; 0x100
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 800222c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 800223c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002240:	2244      	movs	r2, #68	; 0x44
 8002242:	2100      	movs	r1, #0
 8002244:	4618      	mov	r0, r3
 8002246:	f008 fe24 	bl	800ae92 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800224a:	f107 0320 	add.w	r3, r7, #32
 800224e:	2288      	movs	r2, #136	; 0x88
 8002250:	2100      	movs	r1, #0
 8002252:	4618      	mov	r0, r3
 8002254:	f008 fe1d 	bl	800ae92 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8002258:	4b51      	ldr	r3, [pc, #324]	; (80023a0 <LCD_MspInit+0x17c>)
 800225a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800225c:	4a50      	ldr	r2, [pc, #320]	; (80023a0 <LCD_MspInit+0x17c>)
 800225e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002262:	6593      	str	r3, [r2, #88]	; 0x58
 8002264:	4b4e      	ldr	r3, [pc, #312]	; (80023a0 <LCD_MspInit+0x17c>)
 8002266:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800226c:	61fb      	str	r3, [r7, #28]
 800226e:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002270:	2304      	movs	r3, #4
 8002272:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8002276:	2300      	movs	r3, #0
 8002278:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800227c:	2301      	movs	r3, #1
 800227e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8002282:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002286:	4618      	mov	r0, r3
 8002288:	f003 fe22 	bl	8005ed0 <HAL_RCC_OscConfig>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d000      	beq.n	8002294 <LCD_MspInit+0x70>
  {
    while (1);
 8002292:	e7fe      	b.n	8002292 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002294:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002298:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800229a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800229e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80022a2:	f107 0320 	add.w	r3, r7, #32
 80022a6:	4618      	mov	r0, r3
 80022a8:	f004 fbc6 	bl	8006a38 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ac:	4b3c      	ldr	r3, [pc, #240]	; (80023a0 <LCD_MspInit+0x17c>)
 80022ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b0:	4a3b      	ldr	r2, [pc, #236]	; (80023a0 <LCD_MspInit+0x17c>)
 80022b2:	f043 0301 	orr.w	r3, r3, #1
 80022b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022b8:	4b39      	ldr	r3, [pc, #228]	; (80023a0 <LCD_MspInit+0x17c>)
 80022ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	61bb      	str	r3, [r7, #24]
 80022c2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c4:	4b36      	ldr	r3, [pc, #216]	; (80023a0 <LCD_MspInit+0x17c>)
 80022c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c8:	4a35      	ldr	r2, [pc, #212]	; (80023a0 <LCD_MspInit+0x17c>)
 80022ca:	f043 0302 	orr.w	r3, r3, #2
 80022ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022d0:	4b33      	ldr	r3, [pc, #204]	; (80023a0 <LCD_MspInit+0x17c>)
 80022d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d4:	f003 0302 	and.w	r3, r3, #2
 80022d8:	617b      	str	r3, [r7, #20]
 80022da:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022dc:	4b30      	ldr	r3, [pc, #192]	; (80023a0 <LCD_MspInit+0x17c>)
 80022de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022e0:	4a2f      	ldr	r2, [pc, #188]	; (80023a0 <LCD_MspInit+0x17c>)
 80022e2:	f043 0304 	orr.w	r3, r3, #4
 80022e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022e8:	4b2d      	ldr	r3, [pc, #180]	; (80023a0 <LCD_MspInit+0x17c>)
 80022ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	613b      	str	r3, [r7, #16]
 80022f2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022f4:	4b2a      	ldr	r3, [pc, #168]	; (80023a0 <LCD_MspInit+0x17c>)
 80022f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f8:	4a29      	ldr	r2, [pc, #164]	; (80023a0 <LCD_MspInit+0x17c>)
 80022fa:	f043 0308 	orr.w	r3, r3, #8
 80022fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002300:	4b27      	ldr	r3, [pc, #156]	; (80023a0 <LCD_MspInit+0x17c>)
 8002302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800230c:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002310:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002314:	2302      	movs	r3, #2
 8002316:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800231a:	2300      	movs	r3, #0
 800231c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002320:	2303      	movs	r3, #3
 8002322:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8002326:	230b      	movs	r3, #11
 8002328:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 800232c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002330:	4619      	mov	r1, r3
 8002332:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002336:	f001 fcbf 	bl	8003cb8 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800233a:	f24f 2333 	movw	r3, #62003	; 0xf233
 800233e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002342:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002346:	4619      	mov	r1, r3
 8002348:	4816      	ldr	r0, [pc, #88]	; (80023a4 <LCD_MspInit+0x180>)
 800234a:	f001 fcb5 	bl	8003cb8 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800234e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002352:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002356:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800235a:	4619      	mov	r1, r3
 800235c:	4812      	ldr	r0, [pc, #72]	; (80023a8 <LCD_MspInit+0x184>)
 800235e:	f001 fcab 	bl	8003cb8 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002362:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002366:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800236a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800236e:	4619      	mov	r1, r3
 8002370:	480e      	ldr	r0, [pc, #56]	; (80023ac <LCD_MspInit+0x188>)
 8002372:	f001 fca1 	bl	8003cb8 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8002376:	2002      	movs	r0, #2
 8002378:	f000 fcdc 	bl	8002d34 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800237c:	4b08      	ldr	r3, [pc, #32]	; (80023a0 <LCD_MspInit+0x17c>)
 800237e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002380:	4a07      	ldr	r2, [pc, #28]	; (80023a0 <LCD_MspInit+0x17c>)
 8002382:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002386:	6593      	str	r3, [r2, #88]	; 0x58
 8002388:	4b05      	ldr	r3, [pc, #20]	; (80023a0 <LCD_MspInit+0x17c>)
 800238a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800238c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002390:	60bb      	str	r3, [r7, #8]
 8002392:	68bb      	ldr	r3, [r7, #8]
}
 8002394:	bf00      	nop
 8002396:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40021000 	.word	0x40021000
 80023a4:	48000400 	.word	0x48000400
 80023a8:	48000800 	.word	0x48000800
 80023ac:	48000c00 	.word	0x48000c00

080023b0 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	70fb      	strb	r3, [r7, #3]
 80023bc:	4613      	mov	r3, r2
 80023be:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80023c0:	2300      	movs	r3, #0
 80023c2:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80023c4:	2300      	movs	r3, #0
 80023c6:	737b      	strb	r3, [r7, #13]
 80023c8:	2300      	movs	r3, #0
 80023ca:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	2b2f      	cmp	r3, #47	; 0x2f
 80023d2:	d04d      	beq.n	8002470 <Convert+0xc0>
 80023d4:	2b2f      	cmp	r3, #47	; 0x2f
 80023d6:	dc11      	bgt.n	80023fc <Convert+0x4c>
 80023d8:	2b29      	cmp	r3, #41	; 0x29
 80023da:	d02e      	beq.n	800243a <Convert+0x8a>
 80023dc:	2b29      	cmp	r3, #41	; 0x29
 80023de:	dc06      	bgt.n	80023ee <Convert+0x3e>
 80023e0:	2b25      	cmp	r3, #37	; 0x25
 80023e2:	d04c      	beq.n	800247e <Convert+0xce>
 80023e4:	2b28      	cmp	r3, #40	; 0x28
 80023e6:	d025      	beq.n	8002434 <Convert+0x84>
 80023e8:	2b20      	cmp	r3, #32
 80023ea:	d01c      	beq.n	8002426 <Convert+0x76>
 80023ec:	e057      	b.n	800249e <Convert+0xee>
 80023ee:	2b2b      	cmp	r3, #43	; 0x2b
 80023f0:	d03a      	beq.n	8002468 <Convert+0xb8>
 80023f2:	2b2b      	cmp	r3, #43	; 0x2b
 80023f4:	db1a      	blt.n	800242c <Convert+0x7c>
 80023f6:	2b2d      	cmp	r3, #45	; 0x2d
 80023f8:	d032      	beq.n	8002460 <Convert+0xb0>
 80023fa:	e050      	b.n	800249e <Convert+0xee>
 80023fc:	2b6d      	cmp	r3, #109	; 0x6d
 80023fe:	d023      	beq.n	8002448 <Convert+0x98>
 8002400:	2b6d      	cmp	r3, #109	; 0x6d
 8002402:	dc04      	bgt.n	800240e <Convert+0x5e>
 8002404:	2b39      	cmp	r3, #57	; 0x39
 8002406:	dd42      	ble.n	800248e <Convert+0xde>
 8002408:	2b64      	cmp	r3, #100	; 0x64
 800240a:	d019      	beq.n	8002440 <Convert+0x90>
 800240c:	e047      	b.n	800249e <Convert+0xee>
 800240e:	2bb0      	cmp	r3, #176	; 0xb0
 8002410:	d031      	beq.n	8002476 <Convert+0xc6>
 8002412:	2bb0      	cmp	r3, #176	; 0xb0
 8002414:	dc02      	bgt.n	800241c <Convert+0x6c>
 8002416:	2b6e      	cmp	r3, #110	; 0x6e
 8002418:	d01a      	beq.n	8002450 <Convert+0xa0>
 800241a:	e040      	b.n	800249e <Convert+0xee>
 800241c:	2bb5      	cmp	r3, #181	; 0xb5
 800241e:	d01b      	beq.n	8002458 <Convert+0xa8>
 8002420:	2bff      	cmp	r3, #255	; 0xff
 8002422:	d030      	beq.n	8002486 <Convert+0xd6>
 8002424:	e03b      	b.n	800249e <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8002426:	2300      	movs	r3, #0
 8002428:	81fb      	strh	r3, [r7, #14]
      break;
 800242a:	e057      	b.n	80024dc <Convert+0x12c>

    case '*':
      ch = C_STAR;
 800242c:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002430:	81fb      	strh	r3, [r7, #14]
      break;
 8002432:	e053      	b.n	80024dc <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8002434:	2328      	movs	r3, #40	; 0x28
 8002436:	81fb      	strh	r3, [r7, #14]
      break;
 8002438:	e050      	b.n	80024dc <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800243a:	2311      	movs	r3, #17
 800243c:	81fb      	strh	r3, [r7, #14]
      break;
 800243e:	e04d      	b.n	80024dc <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8002440:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002444:	81fb      	strh	r3, [r7, #14]
      break;
 8002446:	e049      	b.n	80024dc <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8002448:	f24b 2310 	movw	r3, #45584	; 0xb210
 800244c:	81fb      	strh	r3, [r7, #14]
      break;
 800244e:	e045      	b.n	80024dc <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002450:	f242 2310 	movw	r3, #8720	; 0x2210
 8002454:	81fb      	strh	r3, [r7, #14]
      break;
 8002456:	e041      	b.n	80024dc <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8002458:	f246 0384 	movw	r3, #24708	; 0x6084
 800245c:	81fb      	strh	r3, [r7, #14]
      break;
 800245e:	e03d      	b.n	80024dc <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002460:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002464:	81fb      	strh	r3, [r7, #14]
      break;
 8002466:	e039      	b.n	80024dc <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8002468:	f24a 0314 	movw	r3, #40980	; 0xa014
 800246c:	81fb      	strh	r3, [r7, #14]
      break;
 800246e:	e035      	b.n	80024dc <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8002470:	23c0      	movs	r3, #192	; 0xc0
 8002472:	81fb      	strh	r3, [r7, #14]
      break;
 8002474:	e032      	b.n	80024dc <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 8002476:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 800247a:	81fb      	strh	r3, [r7, #14]
      break;
 800247c:	e02e      	b.n	80024dc <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 800247e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8002482:	81fb      	strh	r3, [r7, #14]
      break;
 8002484:	e02a      	b.n	80024dc <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 8002486:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 800248a:	81fb      	strh	r3, [r7, #14]
      break ;
 800248c:	e026      	b.n	80024dc <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	3b30      	subs	r3, #48	; 0x30
 8002494:	4a28      	ldr	r2, [pc, #160]	; (8002538 <Convert+0x188>)
 8002496:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800249a:	81fb      	strh	r3, [r7, #14]
      break;
 800249c:	e01e      	b.n	80024dc <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b5a      	cmp	r3, #90	; 0x5a
 80024a4:	d80a      	bhi.n	80024bc <Convert+0x10c>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b40      	cmp	r3, #64	; 0x40
 80024ac:	d906      	bls.n	80024bc <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	3b41      	subs	r3, #65	; 0x41
 80024b4:	4a21      	ldr	r2, [pc, #132]	; (800253c <Convert+0x18c>)
 80024b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024ba:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	2b7a      	cmp	r3, #122	; 0x7a
 80024c2:	d80a      	bhi.n	80024da <Convert+0x12a>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b60      	cmp	r3, #96	; 0x60
 80024ca:	d906      	bls.n	80024da <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	3b61      	subs	r3, #97	; 0x61
 80024d2:	4a1a      	ldr	r2, [pc, #104]	; (800253c <Convert+0x18c>)
 80024d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024d8:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80024da:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80024dc:	78fb      	ldrb	r3, [r7, #3]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d103      	bne.n	80024ea <Convert+0x13a>
  {
    ch |= 0x0002;
 80024e2:	89fb      	ldrh	r3, [r7, #14]
 80024e4:	f043 0302 	orr.w	r3, r3, #2
 80024e8:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80024ea:	78bb      	ldrb	r3, [r7, #2]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d103      	bne.n	80024f8 <Convert+0x148>
  {
    ch |= 0x0020;
 80024f0:	89fb      	ldrh	r3, [r7, #14]
 80024f2:	f043 0320 	orr.w	r3, r3, #32
 80024f6:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80024f8:	230c      	movs	r3, #12
 80024fa:	737b      	strb	r3, [r7, #13]
 80024fc:	2300      	movs	r3, #0
 80024fe:	733b      	strb	r3, [r7, #12]
 8002500:	e010      	b.n	8002524 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002502:	89fa      	ldrh	r2, [r7, #14]
 8002504:	7b7b      	ldrb	r3, [r7, #13]
 8002506:	fa42 f303 	asr.w	r3, r2, r3
 800250a:	461a      	mov	r2, r3
 800250c:	7b3b      	ldrb	r3, [r7, #12]
 800250e:	f002 020f 	and.w	r2, r2, #15
 8002512:	490b      	ldr	r1, [pc, #44]	; (8002540 <Convert+0x190>)
 8002514:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002518:	7b7b      	ldrb	r3, [r7, #13]
 800251a:	3b04      	subs	r3, #4
 800251c:	737b      	strb	r3, [r7, #13]
 800251e:	7b3b      	ldrb	r3, [r7, #12]
 8002520:	3301      	adds	r3, #1
 8002522:	733b      	strb	r3, [r7, #12]
 8002524:	7b3b      	ldrb	r3, [r7, #12]
 8002526:	2b03      	cmp	r3, #3
 8002528:	d9eb      	bls.n	8002502 <Convert+0x152>
  }
}
 800252a:	bf00      	nop
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	0800cab4 	.word	0x0800cab4
 800253c:	0800ca80 	.word	0x0800ca80
 8002540:	2000347c 	.word	0x2000347c

08002544 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	4608      	mov	r0, r1
 800254e:	4611      	mov	r1, r2
 8002550:	461a      	mov	r2, r3
 8002552:	4603      	mov	r3, r0
 8002554:	70fb      	strb	r3, [r7, #3]
 8002556:	460b      	mov	r3, r1
 8002558:	70bb      	strb	r3, [r7, #2]
 800255a:	4613      	mov	r3, r2
 800255c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800255e:	2300      	movs	r3, #0
 8002560:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002562:	78ba      	ldrb	r2, [r7, #2]
 8002564:	78fb      	ldrb	r3, [r7, #3]
 8002566:	4619      	mov	r1, r3
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff ff21 	bl	80023b0 <Convert>

  switch (Position)
 800256e:	787b      	ldrb	r3, [r7, #1]
 8002570:	2b05      	cmp	r3, #5
 8002572:	f200 835b 	bhi.w	8002c2c <WriteChar+0x6e8>
 8002576:	a201      	add	r2, pc, #4	; (adr r2, 800257c <WriteChar+0x38>)
 8002578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800257c:	08002595 	.word	0x08002595
 8002580:	0800268f 	.word	0x0800268f
 8002584:	080027a9 	.word	0x080027a9
 8002588:	080028ab 	.word	0x080028ab
 800258c:	080029d9 	.word	0x080029d9
 8002590:	08002b23 	.word	0x08002b23
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002594:	4b80      	ldr	r3, [pc, #512]	; (8002798 <WriteChar+0x254>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	011b      	lsls	r3, r3, #4
 800259a:	f003 0210 	and.w	r2, r3, #16
 800259e:	4b7e      	ldr	r3, [pc, #504]	; (8002798 <WriteChar+0x254>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	085b      	lsrs	r3, r3, #1
 80025a4:	05db      	lsls	r3, r3, #23
 80025a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025aa:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80025ac:	4b7a      	ldr	r3, [pc, #488]	; (8002798 <WriteChar+0x254>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	089b      	lsrs	r3, r3, #2
 80025b2:	059b      	lsls	r3, r3, #22
 80025b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025b8:	431a      	orrs	r2, r3
 80025ba:	4b77      	ldr	r3, [pc, #476]	; (8002798 <WriteChar+0x254>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	4a74      	ldr	r2, [pc, #464]	; (800279c <WriteChar+0x258>)
 80025ca:	2100      	movs	r1, #0
 80025cc:	4874      	ldr	r0, [pc, #464]	; (80027a0 <WriteChar+0x25c>)
 80025ce:	f003 fa27 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80025d2:	4b71      	ldr	r3, [pc, #452]	; (8002798 <WriteChar+0x254>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	011b      	lsls	r3, r3, #4
 80025d8:	f003 0210 	and.w	r2, r3, #16
 80025dc:	4b6e      	ldr	r3, [pc, #440]	; (8002798 <WriteChar+0x254>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	085b      	lsrs	r3, r3, #1
 80025e2:	05db      	lsls	r3, r3, #23
 80025e4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025e8:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80025ea:	4b6b      	ldr	r3, [pc, #428]	; (8002798 <WriteChar+0x254>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	089b      	lsrs	r3, r3, #2
 80025f0:	059b      	lsls	r3, r3, #22
 80025f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025f6:	431a      	orrs	r2, r3
 80025f8:	4b67      	ldr	r3, [pc, #412]	; (8002798 <WriteChar+0x254>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002600:	4313      	orrs	r3, r2
 8002602:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4a65      	ldr	r2, [pc, #404]	; (800279c <WriteChar+0x258>)
 8002608:	2102      	movs	r1, #2
 800260a:	4865      	ldr	r0, [pc, #404]	; (80027a0 <WriteChar+0x25c>)
 800260c:	f003 fa08 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002610:	4b61      	ldr	r3, [pc, #388]	; (8002798 <WriteChar+0x254>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	f003 0210 	and.w	r2, r3, #16
 800261a:	4b5f      	ldr	r3, [pc, #380]	; (8002798 <WriteChar+0x254>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	085b      	lsrs	r3, r3, #1
 8002620:	05db      	lsls	r3, r3, #23
 8002622:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002626:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002628:	4b5b      	ldr	r3, [pc, #364]	; (8002798 <WriteChar+0x254>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	089b      	lsrs	r3, r3, #2
 800262e:	059b      	lsls	r3, r3, #22
 8002630:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002634:	431a      	orrs	r2, r3
 8002636:	4b58      	ldr	r3, [pc, #352]	; (8002798 <WriteChar+0x254>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800263e:	4313      	orrs	r3, r2
 8002640:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4a55      	ldr	r2, [pc, #340]	; (800279c <WriteChar+0x258>)
 8002646:	2104      	movs	r1, #4
 8002648:	4855      	ldr	r0, [pc, #340]	; (80027a0 <WriteChar+0x25c>)
 800264a:	f003 f9e9 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800264e:	4b52      	ldr	r3, [pc, #328]	; (8002798 <WriteChar+0x254>)
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	f003 0210 	and.w	r2, r3, #16
 8002658:	4b4f      	ldr	r3, [pc, #316]	; (8002798 <WriteChar+0x254>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	085b      	lsrs	r3, r3, #1
 800265e:	05db      	lsls	r3, r3, #23
 8002660:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002664:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002666:	4b4c      	ldr	r3, [pc, #304]	; (8002798 <WriteChar+0x254>)
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	089b      	lsrs	r3, r3, #2
 800266c:	059b      	lsls	r3, r3, #22
 800266e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002672:	431a      	orrs	r2, r3
 8002674:	4b48      	ldr	r3, [pc, #288]	; (8002798 <WriteChar+0x254>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800267c:	4313      	orrs	r3, r2
 800267e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4a46      	ldr	r2, [pc, #280]	; (800279c <WriteChar+0x258>)
 8002684:	2106      	movs	r1, #6
 8002686:	4846      	ldr	r0, [pc, #280]	; (80027a0 <WriteChar+0x25c>)
 8002688:	f003 f9ca 	bl	8005a20 <HAL_LCD_Write>
      break;
 800268c:	e2cf      	b.n	8002c2e <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800268e:	4b42      	ldr	r3, [pc, #264]	; (8002798 <WriteChar+0x254>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	019b      	lsls	r3, r3, #6
 8002694:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002698:	4b3f      	ldr	r3, [pc, #252]	; (8002798 <WriteChar+0x254>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	085b      	lsrs	r3, r3, #1
 800269e:	035b      	lsls	r3, r3, #13
 80026a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026a4:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80026a6:	4b3c      	ldr	r3, [pc, #240]	; (8002798 <WriteChar+0x254>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	089b      	lsrs	r3, r3, #2
 80026ac:	031b      	lsls	r3, r3, #12
 80026ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026b2:	431a      	orrs	r2, r3
 80026b4:	4b38      	ldr	r3, [pc, #224]	; (8002798 <WriteChar+0x254>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	08db      	lsrs	r3, r3, #3
 80026ba:	015b      	lsls	r3, r3, #5
 80026bc:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4a37      	ldr	r2, [pc, #220]	; (80027a4 <WriteChar+0x260>)
 80026c8:	2100      	movs	r1, #0
 80026ca:	4835      	ldr	r0, [pc, #212]	; (80027a0 <WriteChar+0x25c>)
 80026cc:	f003 f9a8 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80026d0:	4b31      	ldr	r3, [pc, #196]	; (8002798 <WriteChar+0x254>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	019b      	lsls	r3, r3, #6
 80026d6:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80026da:	4b2f      	ldr	r3, [pc, #188]	; (8002798 <WriteChar+0x254>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	085b      	lsrs	r3, r3, #1
 80026e0:	035b      	lsls	r3, r3, #13
 80026e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026e6:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80026e8:	4b2b      	ldr	r3, [pc, #172]	; (8002798 <WriteChar+0x254>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	089b      	lsrs	r3, r3, #2
 80026ee:	031b      	lsls	r3, r3, #12
 80026f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026f4:	431a      	orrs	r2, r3
 80026f6:	4b28      	ldr	r3, [pc, #160]	; (8002798 <WriteChar+0x254>)
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	08db      	lsrs	r3, r3, #3
 80026fc:	015b      	lsls	r3, r3, #5
 80026fe:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002702:	4313      	orrs	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	4a26      	ldr	r2, [pc, #152]	; (80027a4 <WriteChar+0x260>)
 800270a:	2102      	movs	r1, #2
 800270c:	4824      	ldr	r0, [pc, #144]	; (80027a0 <WriteChar+0x25c>)
 800270e:	f003 f987 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002712:	4b21      	ldr	r3, [pc, #132]	; (8002798 <WriteChar+0x254>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	019b      	lsls	r3, r3, #6
 8002718:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800271c:	4b1e      	ldr	r3, [pc, #120]	; (8002798 <WriteChar+0x254>)
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	085b      	lsrs	r3, r3, #1
 8002722:	035b      	lsls	r3, r3, #13
 8002724:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002728:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800272a:	4b1b      	ldr	r3, [pc, #108]	; (8002798 <WriteChar+0x254>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	089b      	lsrs	r3, r3, #2
 8002730:	031b      	lsls	r3, r3, #12
 8002732:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002736:	431a      	orrs	r2, r3
 8002738:	4b17      	ldr	r3, [pc, #92]	; (8002798 <WriteChar+0x254>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	08db      	lsrs	r3, r3, #3
 800273e:	015b      	lsls	r3, r3, #5
 8002740:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002744:	4313      	orrs	r3, r2
 8002746:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4a16      	ldr	r2, [pc, #88]	; (80027a4 <WriteChar+0x260>)
 800274c:	2104      	movs	r1, #4
 800274e:	4814      	ldr	r0, [pc, #80]	; (80027a0 <WriteChar+0x25c>)
 8002750:	f003 f966 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002754:	4b10      	ldr	r3, [pc, #64]	; (8002798 <WriteChar+0x254>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	019b      	lsls	r3, r3, #6
 800275a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800275e:	4b0e      	ldr	r3, [pc, #56]	; (8002798 <WriteChar+0x254>)
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	085b      	lsrs	r3, r3, #1
 8002764:	035b      	lsls	r3, r3, #13
 8002766:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800276a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800276c:	4b0a      	ldr	r3, [pc, #40]	; (8002798 <WriteChar+0x254>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	089b      	lsrs	r3, r3, #2
 8002772:	031b      	lsls	r3, r3, #12
 8002774:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002778:	431a      	orrs	r2, r3
 800277a:	4b07      	ldr	r3, [pc, #28]	; (8002798 <WriteChar+0x254>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	08db      	lsrs	r3, r3, #3
 8002780:	015b      	lsls	r3, r3, #5
 8002782:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002786:	4313      	orrs	r3, r2
 8002788:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	4a05      	ldr	r2, [pc, #20]	; (80027a4 <WriteChar+0x260>)
 800278e:	2106      	movs	r1, #6
 8002790:	4803      	ldr	r0, [pc, #12]	; (80027a0 <WriteChar+0x25c>)
 8002792:	f003 f945 	bl	8005a20 <HAL_LCD_Write>
      break;
 8002796:	e24a      	b.n	8002c2e <WriteChar+0x6ea>
 8002798:	2000347c 	.word	0x2000347c
 800279c:	ff3fffe7 	.word	0xff3fffe7
 80027a0:	2000348c 	.word	0x2000348c
 80027a4:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80027a8:	4b88      	ldr	r3, [pc, #544]	; (80029cc <WriteChar+0x488>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	03db      	lsls	r3, r3, #15
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	4b86      	ldr	r3, [pc, #536]	; (80029cc <WriteChar+0x488>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	085b      	lsrs	r3, r3, #1
 80027b6:	075b      	lsls	r3, r3, #29
 80027b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027bc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80027be:	4b83      	ldr	r3, [pc, #524]	; (80029cc <WriteChar+0x488>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	089b      	lsrs	r3, r3, #2
 80027c4:	071b      	lsls	r3, r3, #28
 80027c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ca:	431a      	orrs	r2, r3
 80027cc:	4b7f      	ldr	r3, [pc, #508]	; (80029cc <WriteChar+0x488>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	08db      	lsrs	r3, r3, #3
 80027d2:	039b      	lsls	r3, r3, #14
 80027d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80027d8:	4313      	orrs	r3, r2
 80027da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4a7c      	ldr	r2, [pc, #496]	; (80029d0 <WriteChar+0x48c>)
 80027e0:	2100      	movs	r1, #0
 80027e2:	487c      	ldr	r0, [pc, #496]	; (80029d4 <WriteChar+0x490>)
 80027e4:	f003 f91c 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80027e8:	4b78      	ldr	r3, [pc, #480]	; (80029cc <WriteChar+0x488>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	03db      	lsls	r3, r3, #15
 80027ee:	b29a      	uxth	r2, r3
 80027f0:	4b76      	ldr	r3, [pc, #472]	; (80029cc <WriteChar+0x488>)
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	085b      	lsrs	r3, r3, #1
 80027f6:	075b      	lsls	r3, r3, #29
 80027f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80027fc:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80027fe:	4b73      	ldr	r3, [pc, #460]	; (80029cc <WriteChar+0x488>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	089b      	lsrs	r3, r3, #2
 8002804:	071b      	lsls	r3, r3, #28
 8002806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280a:	431a      	orrs	r2, r3
 800280c:	4b6f      	ldr	r3, [pc, #444]	; (80029cc <WriteChar+0x488>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	08db      	lsrs	r3, r3, #3
 8002812:	039b      	lsls	r3, r3, #14
 8002814:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002818:	4313      	orrs	r3, r2
 800281a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	4a6c      	ldr	r2, [pc, #432]	; (80029d0 <WriteChar+0x48c>)
 8002820:	2102      	movs	r1, #2
 8002822:	486c      	ldr	r0, [pc, #432]	; (80029d4 <WriteChar+0x490>)
 8002824:	f003 f8fc 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002828:	4b68      	ldr	r3, [pc, #416]	; (80029cc <WriteChar+0x488>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	03db      	lsls	r3, r3, #15
 800282e:	b29a      	uxth	r2, r3
 8002830:	4b66      	ldr	r3, [pc, #408]	; (80029cc <WriteChar+0x488>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	085b      	lsrs	r3, r3, #1
 8002836:	075b      	lsls	r3, r3, #29
 8002838:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800283c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800283e:	4b63      	ldr	r3, [pc, #396]	; (80029cc <WriteChar+0x488>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	089b      	lsrs	r3, r3, #2
 8002844:	071b      	lsls	r3, r3, #28
 8002846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284a:	431a      	orrs	r2, r3
 800284c:	4b5f      	ldr	r3, [pc, #380]	; (80029cc <WriteChar+0x488>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	08db      	lsrs	r3, r3, #3
 8002852:	039b      	lsls	r3, r3, #14
 8002854:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002858:	4313      	orrs	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4a5c      	ldr	r2, [pc, #368]	; (80029d0 <WriteChar+0x48c>)
 8002860:	2104      	movs	r1, #4
 8002862:	485c      	ldr	r0, [pc, #368]	; (80029d4 <WriteChar+0x490>)
 8002864:	f003 f8dc 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002868:	4b58      	ldr	r3, [pc, #352]	; (80029cc <WriteChar+0x488>)
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	03db      	lsls	r3, r3, #15
 800286e:	b29a      	uxth	r2, r3
 8002870:	4b56      	ldr	r3, [pc, #344]	; (80029cc <WriteChar+0x488>)
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	085b      	lsrs	r3, r3, #1
 8002876:	075b      	lsls	r3, r3, #29
 8002878:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800287c:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800287e:	4b53      	ldr	r3, [pc, #332]	; (80029cc <WriteChar+0x488>)
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	089b      	lsrs	r3, r3, #2
 8002884:	071b      	lsls	r3, r3, #28
 8002886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800288a:	431a      	orrs	r2, r3
 800288c:	4b4f      	ldr	r3, [pc, #316]	; (80029cc <WriteChar+0x488>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	08db      	lsrs	r3, r3, #3
 8002892:	039b      	lsls	r3, r3, #14
 8002894:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002898:	4313      	orrs	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4a4c      	ldr	r2, [pc, #304]	; (80029d0 <WriteChar+0x48c>)
 80028a0:	2106      	movs	r1, #6
 80028a2:	484c      	ldr	r0, [pc, #304]	; (80029d4 <WriteChar+0x490>)
 80028a4:	f003 f8bc 	bl	8005a20 <HAL_LCD_Write>
      break;
 80028a8:	e1c1      	b.n	8002c2e <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80028aa:	4b48      	ldr	r3, [pc, #288]	; (80029cc <WriteChar+0x488>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	07da      	lsls	r2, r3, #31
 80028b0:	4b46      	ldr	r3, [pc, #280]	; (80029cc <WriteChar+0x488>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	08db      	lsrs	r3, r3, #3
 80028b6:	079b      	lsls	r3, r3, #30
 80028b8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80028bc:	4313      	orrs	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80028c6:	2100      	movs	r1, #0
 80028c8:	4842      	ldr	r0, [pc, #264]	; (80029d4 <WriteChar+0x490>)
 80028ca:	f003 f8a9 	bl	8005a20 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80028ce:	4b3f      	ldr	r3, [pc, #252]	; (80029cc <WriteChar+0x488>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0202 	and.w	r2, r3, #2
 80028d6:	4b3d      	ldr	r3, [pc, #244]	; (80029cc <WriteChar+0x488>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	089b      	lsrs	r3, r3, #2
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	4313      	orrs	r3, r2
 80028e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f06f 0203 	mvn.w	r2, #3
 80028ea:	2101      	movs	r1, #1
 80028ec:	4839      	ldr	r0, [pc, #228]	; (80029d4 <WriteChar+0x490>)
 80028ee:	f003 f897 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80028f2:	4b36      	ldr	r3, [pc, #216]	; (80029cc <WriteChar+0x488>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	07da      	lsls	r2, r3, #31
 80028f8:	4b34      	ldr	r3, [pc, #208]	; (80029cc <WriteChar+0x488>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	08db      	lsrs	r3, r3, #3
 80028fe:	079b      	lsls	r3, r3, #30
 8002900:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002904:	4313      	orrs	r3, r2
 8002906:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800290e:	2102      	movs	r1, #2
 8002910:	4830      	ldr	r0, [pc, #192]	; (80029d4 <WriteChar+0x490>)
 8002912:	f003 f885 	bl	8005a20 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002916:	4b2d      	ldr	r3, [pc, #180]	; (80029cc <WriteChar+0x488>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f003 0202 	and.w	r2, r3, #2
 800291e:	4b2b      	ldr	r3, [pc, #172]	; (80029cc <WriteChar+0x488>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	089b      	lsrs	r3, r3, #2
 8002924:	f003 0301 	and.w	r3, r3, #1
 8002928:	4313      	orrs	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f06f 0203 	mvn.w	r2, #3
 8002932:	2103      	movs	r1, #3
 8002934:	4827      	ldr	r0, [pc, #156]	; (80029d4 <WriteChar+0x490>)
 8002936:	f003 f873 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800293a:	4b24      	ldr	r3, [pc, #144]	; (80029cc <WriteChar+0x488>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	07da      	lsls	r2, r3, #31
 8002940:	4b22      	ldr	r3, [pc, #136]	; (80029cc <WriteChar+0x488>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	08db      	lsrs	r3, r3, #3
 8002946:	079b      	lsls	r3, r3, #30
 8002948:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800294c:	4313      	orrs	r3, r2
 800294e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002956:	2104      	movs	r1, #4
 8002958:	481e      	ldr	r0, [pc, #120]	; (80029d4 <WriteChar+0x490>)
 800295a:	f003 f861 	bl	8005a20 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800295e:	4b1b      	ldr	r3, [pc, #108]	; (80029cc <WriteChar+0x488>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 0202 	and.w	r2, r3, #2
 8002966:	4b19      	ldr	r3, [pc, #100]	; (80029cc <WriteChar+0x488>)
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	4313      	orrs	r3, r2
 8002972:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f06f 0203 	mvn.w	r2, #3
 800297a:	2105      	movs	r1, #5
 800297c:	4815      	ldr	r0, [pc, #84]	; (80029d4 <WriteChar+0x490>)
 800297e:	f003 f84f 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002982:	4b12      	ldr	r3, [pc, #72]	; (80029cc <WriteChar+0x488>)
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	07da      	lsls	r2, r3, #31
 8002988:	4b10      	ldr	r3, [pc, #64]	; (80029cc <WriteChar+0x488>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	08db      	lsrs	r3, r3, #3
 800298e:	079b      	lsls	r3, r3, #30
 8002990:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002994:	4313      	orrs	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800299e:	2106      	movs	r1, #6
 80029a0:	480c      	ldr	r0, [pc, #48]	; (80029d4 <WriteChar+0x490>)
 80029a2:	f003 f83d 	bl	8005a20 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80029a6:	4b09      	ldr	r3, [pc, #36]	; (80029cc <WriteChar+0x488>)
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	f003 0202 	and.w	r2, r3, #2
 80029ae:	4b07      	ldr	r3, [pc, #28]	; (80029cc <WriteChar+0x488>)
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	089b      	lsrs	r3, r3, #2
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	4313      	orrs	r3, r2
 80029ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f06f 0203 	mvn.w	r2, #3
 80029c2:	2107      	movs	r1, #7
 80029c4:	4803      	ldr	r0, [pc, #12]	; (80029d4 <WriteChar+0x490>)
 80029c6:	f003 f82b 	bl	8005a20 <HAL_LCD_Write>
      break;
 80029ca:	e130      	b.n	8002c2e <WriteChar+0x6ea>
 80029cc:	2000347c 	.word	0x2000347c
 80029d0:	cfff3fff 	.word	0xcfff3fff
 80029d4:	2000348c 	.word	0x2000348c

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80029d8:	4b97      	ldr	r3, [pc, #604]	; (8002c38 <WriteChar+0x6f4>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	085b      	lsrs	r3, r3, #1
 80029de:	065b      	lsls	r3, r3, #25
 80029e0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80029e4:	4b94      	ldr	r3, [pc, #592]	; (8002c38 <WriteChar+0x6f4>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	089b      	lsrs	r3, r3, #2
 80029ea:	061b      	lsls	r3, r3, #24
 80029ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029f0:	4313      	orrs	r3, r2
 80029f2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80029fa:	2100      	movs	r1, #0
 80029fc:	488f      	ldr	r0, [pc, #572]	; (8002c3c <WriteChar+0x6f8>)
 80029fe:	f003 f80f 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002a02:	4b8d      	ldr	r3, [pc, #564]	; (8002c38 <WriteChar+0x6f4>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	f003 0208 	and.w	r2, r3, #8
 8002a0c:	4b8a      	ldr	r3, [pc, #552]	; (8002c38 <WriteChar+0x6f4>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	08db      	lsrs	r3, r3, #3
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f06f 020c 	mvn.w	r2, #12
 8002a22:	2101      	movs	r1, #1
 8002a24:	4885      	ldr	r0, [pc, #532]	; (8002c3c <WriteChar+0x6f8>)
 8002a26:	f002 fffb 	bl	8005a20 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002a2a:	4b83      	ldr	r3, [pc, #524]	; (8002c38 <WriteChar+0x6f4>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	085b      	lsrs	r3, r3, #1
 8002a30:	065b      	lsls	r3, r3, #25
 8002a32:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002a36:	4b80      	ldr	r3, [pc, #512]	; (8002c38 <WriteChar+0x6f4>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	089b      	lsrs	r3, r3, #2
 8002a3c:	061b      	lsls	r3, r3, #24
 8002a3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a42:	4313      	orrs	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002a4c:	2102      	movs	r1, #2
 8002a4e:	487b      	ldr	r0, [pc, #492]	; (8002c3c <WriteChar+0x6f8>)
 8002a50:	f002 ffe6 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002a54:	4b78      	ldr	r3, [pc, #480]	; (8002c38 <WriteChar+0x6f4>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	00db      	lsls	r3, r3, #3
 8002a5a:	f003 0208 	and.w	r2, r3, #8
 8002a5e:	4b76      	ldr	r3, [pc, #472]	; (8002c38 <WriteChar+0x6f4>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	08db      	lsrs	r3, r3, #3
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	f003 0304 	and.w	r3, r3, #4
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f06f 020c 	mvn.w	r2, #12
 8002a74:	2103      	movs	r1, #3
 8002a76:	4871      	ldr	r0, [pc, #452]	; (8002c3c <WriteChar+0x6f8>)
 8002a78:	f002 ffd2 	bl	8005a20 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002a7c:	4b6e      	ldr	r3, [pc, #440]	; (8002c38 <WriteChar+0x6f4>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	085b      	lsrs	r3, r3, #1
 8002a82:	065b      	lsls	r3, r3, #25
 8002a84:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002a88:	4b6b      	ldr	r3, [pc, #428]	; (8002c38 <WriteChar+0x6f4>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	089b      	lsrs	r3, r3, #2
 8002a8e:	061b      	lsls	r3, r3, #24
 8002a90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a94:	4313      	orrs	r3, r2
 8002a96:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002a9e:	2104      	movs	r1, #4
 8002aa0:	4866      	ldr	r0, [pc, #408]	; (8002c3c <WriteChar+0x6f8>)
 8002aa2:	f002 ffbd 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002aa6:	4b64      	ldr	r3, [pc, #400]	; (8002c38 <WriteChar+0x6f4>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	f003 0208 	and.w	r2, r3, #8
 8002ab0:	4b61      	ldr	r3, [pc, #388]	; (8002c38 <WriteChar+0x6f4>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	08db      	lsrs	r3, r3, #3
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	4313      	orrs	r3, r2
 8002abe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f06f 020c 	mvn.w	r2, #12
 8002ac6:	2105      	movs	r1, #5
 8002ac8:	485c      	ldr	r0, [pc, #368]	; (8002c3c <WriteChar+0x6f8>)
 8002aca:	f002 ffa9 	bl	8005a20 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002ace:	4b5a      	ldr	r3, [pc, #360]	; (8002c38 <WriteChar+0x6f4>)
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	085b      	lsrs	r3, r3, #1
 8002ad4:	065b      	lsls	r3, r3, #25
 8002ad6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002ada:	4b57      	ldr	r3, [pc, #348]	; (8002c38 <WriteChar+0x6f4>)
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	089b      	lsrs	r3, r3, #2
 8002ae0:	061b      	lsls	r3, r3, #24
 8002ae2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002af0:	2106      	movs	r1, #6
 8002af2:	4852      	ldr	r0, [pc, #328]	; (8002c3c <WriteChar+0x6f8>)
 8002af4:	f002 ff94 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002af8:	4b4f      	ldr	r3, [pc, #316]	; (8002c38 <WriteChar+0x6f4>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	00db      	lsls	r3, r3, #3
 8002afe:	f003 0208 	and.w	r2, r3, #8
 8002b02:	4b4d      	ldr	r3, [pc, #308]	; (8002c38 <WriteChar+0x6f4>)
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	08db      	lsrs	r3, r3, #3
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	f003 0304 	and.w	r3, r3, #4
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f06f 020c 	mvn.w	r2, #12
 8002b18:	2107      	movs	r1, #7
 8002b1a:	4848      	ldr	r0, [pc, #288]	; (8002c3c <WriteChar+0x6f8>)
 8002b1c:	f002 ff80 	bl	8005a20 <HAL_LCD_Write>
      break;
 8002b20:	e085      	b.n	8002c2e <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002b22:	4b45      	ldr	r3, [pc, #276]	; (8002c38 <WriteChar+0x6f4>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	045b      	lsls	r3, r3, #17
 8002b28:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002b2c:	4b42      	ldr	r3, [pc, #264]	; (8002c38 <WriteChar+0x6f4>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	085b      	lsrs	r3, r3, #1
 8002b32:	021b      	lsls	r3, r3, #8
 8002b34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b38:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002b3a:	4b3f      	ldr	r3, [pc, #252]	; (8002c38 <WriteChar+0x6f4>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	089b      	lsrs	r3, r3, #2
 8002b40:	025b      	lsls	r3, r3, #9
 8002b42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b46:	431a      	orrs	r2, r3
 8002b48:	4b3b      	ldr	r3, [pc, #236]	; (8002c38 <WriteChar+0x6f4>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	08db      	lsrs	r3, r3, #3
 8002b4e:	069b      	lsls	r3, r3, #26
 8002b50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	4a39      	ldr	r2, [pc, #228]	; (8002c40 <WriteChar+0x6fc>)
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	4837      	ldr	r0, [pc, #220]	; (8002c3c <WriteChar+0x6f8>)
 8002b60:	f002 ff5e 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002b64:	4b34      	ldr	r3, [pc, #208]	; (8002c38 <WriteChar+0x6f4>)
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	045b      	lsls	r3, r3, #17
 8002b6a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002b6e:	4b32      	ldr	r3, [pc, #200]	; (8002c38 <WriteChar+0x6f4>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	085b      	lsrs	r3, r3, #1
 8002b74:	021b      	lsls	r3, r3, #8
 8002b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b7a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002b7c:	4b2e      	ldr	r3, [pc, #184]	; (8002c38 <WriteChar+0x6f4>)
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	089b      	lsrs	r3, r3, #2
 8002b82:	025b      	lsls	r3, r3, #9
 8002b84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b88:	431a      	orrs	r2, r3
 8002b8a:	4b2b      	ldr	r3, [pc, #172]	; (8002c38 <WriteChar+0x6f4>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	08db      	lsrs	r3, r3, #3
 8002b90:	069b      	lsls	r3, r3, #26
 8002b92:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	4a28      	ldr	r2, [pc, #160]	; (8002c40 <WriteChar+0x6fc>)
 8002b9e:	2102      	movs	r1, #2
 8002ba0:	4826      	ldr	r0, [pc, #152]	; (8002c3c <WriteChar+0x6f8>)
 8002ba2:	f002 ff3d 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002ba6:	4b24      	ldr	r3, [pc, #144]	; (8002c38 <WriteChar+0x6f4>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	045b      	lsls	r3, r3, #17
 8002bac:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002bb0:	4b21      	ldr	r3, [pc, #132]	; (8002c38 <WriteChar+0x6f4>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	085b      	lsrs	r3, r3, #1
 8002bb6:	021b      	lsls	r3, r3, #8
 8002bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bbc:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002bbe:	4b1e      	ldr	r3, [pc, #120]	; (8002c38 <WriteChar+0x6f4>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	089b      	lsrs	r3, r3, #2
 8002bc4:	025b      	lsls	r3, r3, #9
 8002bc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	4b1a      	ldr	r3, [pc, #104]	; (8002c38 <WriteChar+0x6f4>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	08db      	lsrs	r3, r3, #3
 8002bd2:	069b      	lsls	r3, r3, #26
 8002bd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	4a18      	ldr	r2, [pc, #96]	; (8002c40 <WriteChar+0x6fc>)
 8002be0:	2104      	movs	r1, #4
 8002be2:	4816      	ldr	r0, [pc, #88]	; (8002c3c <WriteChar+0x6f8>)
 8002be4:	f002 ff1c 	bl	8005a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002be8:	4b13      	ldr	r3, [pc, #76]	; (8002c38 <WriteChar+0x6f4>)
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	045b      	lsls	r3, r3, #17
 8002bee:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002bf2:	4b11      	ldr	r3, [pc, #68]	; (8002c38 <WriteChar+0x6f4>)
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	085b      	lsrs	r3, r3, #1
 8002bf8:	021b      	lsls	r3, r3, #8
 8002bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bfe:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002c00:	4b0d      	ldr	r3, [pc, #52]	; (8002c38 <WriteChar+0x6f4>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	089b      	lsrs	r3, r3, #2
 8002c06:	025b      	lsls	r3, r3, #9
 8002c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c0c:	431a      	orrs	r2, r3
 8002c0e:	4b0a      	ldr	r3, [pc, #40]	; (8002c38 <WriteChar+0x6f4>)
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	08db      	lsrs	r3, r3, #3
 8002c14:	069b      	lsls	r3, r3, #26
 8002c16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	4a07      	ldr	r2, [pc, #28]	; (8002c40 <WriteChar+0x6fc>)
 8002c22:	2106      	movs	r1, #6
 8002c24:	4805      	ldr	r0, [pc, #20]	; (8002c3c <WriteChar+0x6f8>)
 8002c26:	f002 fefb 	bl	8005a20 <HAL_LCD_Write>
      break;
 8002c2a:	e000      	b.n	8002c2e <WriteChar+0x6ea>

    default:
      break;
 8002c2c:	bf00      	nop
  }
}
 8002c2e:	bf00      	nop
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	2000347c 	.word	0x2000347c
 8002c3c:	2000348c 	.word	0x2000348c
 8002c40:	fbfdfcff 	.word	0xfbfdfcff

08002c44 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c4e:	4b0c      	ldr	r3, [pc, #48]	; (8002c80 <HAL_Init+0x3c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a0b      	ldr	r2, [pc, #44]	; (8002c80 <HAL_Init+0x3c>)
 8002c54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c58:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c5a:	2003      	movs	r0, #3
 8002c5c:	f000 ffea 	bl	8003c34 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c60:	2000      	movs	r0, #0
 8002c62:	f000 f80f 	bl	8002c84 <HAL_InitTick>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d002      	beq.n	8002c72 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	71fb      	strb	r3, [r7, #7]
 8002c70:	e001      	b.n	8002c76 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c72:	f7ff f807 	bl	8001c84 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c76:	79fb      	ldrb	r3, [r7, #7]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3708      	adds	r7, #8
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40022000 	.word	0x40022000

08002c84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002c90:	4b16      	ldr	r3, [pc, #88]	; (8002cec <HAL_InitTick+0x68>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d022      	beq.n	8002cde <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002c98:	4b15      	ldr	r3, [pc, #84]	; (8002cf0 <HAL_InitTick+0x6c>)
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	4b13      	ldr	r3, [pc, #76]	; (8002cec <HAL_InitTick+0x68>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ca4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cac:	4618      	mov	r0, r3
 8002cae:	f000 fff6 	bl	8003c9e <HAL_SYSTICK_Config>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d10f      	bne.n	8002cd8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b0f      	cmp	r3, #15
 8002cbc:	d809      	bhi.n	8002cd2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	6879      	ldr	r1, [r7, #4]
 8002cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc6:	f000 ffc0 	bl	8003c4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002cca:	4a0a      	ldr	r2, [pc, #40]	; (8002cf4 <HAL_InitTick+0x70>)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6013      	str	r3, [r2, #0]
 8002cd0:	e007      	b.n	8002ce2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	73fb      	strb	r3, [r7, #15]
 8002cd6:	e004      	b.n	8002ce2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	73fb      	strb	r3, [r7, #15]
 8002cdc:	e001      	b.n	8002ce2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	20000024 	.word	0x20000024
 8002cf0:	20000008 	.word	0x20000008
 8002cf4:	20000020 	.word	0x20000020

08002cf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cfc:	4b05      	ldr	r3, [pc, #20]	; (8002d14 <HAL_IncTick+0x1c>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <HAL_IncTick+0x20>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4413      	add	r3, r2
 8002d06:	4a03      	ldr	r2, [pc, #12]	; (8002d14 <HAL_IncTick+0x1c>)
 8002d08:	6013      	str	r3, [r2, #0]
}
 8002d0a:	bf00      	nop
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	200034c8 	.word	0x200034c8
 8002d18:	20000024 	.word	0x20000024

08002d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d20:	4b03      	ldr	r3, [pc, #12]	; (8002d30 <HAL_GetTick+0x14>)
 8002d22:	681b      	ldr	r3, [r3, #0]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	200034c8 	.word	0x200034c8

08002d34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d3c:	f7ff ffee 	bl	8002d1c <HAL_GetTick>
 8002d40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d4c:	d004      	beq.n	8002d58 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d4e:	4b09      	ldr	r3, [pc, #36]	; (8002d74 <HAL_Delay+0x40>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	4413      	add	r3, r2
 8002d56:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d58:	bf00      	nop
 8002d5a:	f7ff ffdf 	bl	8002d1c <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d8f7      	bhi.n	8002d5a <HAL_Delay+0x26>
  {
  }
}
 8002d6a:	bf00      	nop
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000024 	.word	0x20000024

08002d78 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d101      	bne.n	8002d90 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e000      	b.n	8002d92 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002daa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002db2:	2301      	movs	r3, #1
 8002db4:	e000      	b.n	8002db8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 031f 	and.w	r3, r3, #31
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e0c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e10:	f043 0201 	orr.w	r2, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e34:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e38:	f043 0202 	orr.w	r2, r3, #2
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 0301 	and.w	r3, r3, #1
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d101      	bne.n	8002e64 <LL_ADC_IsEnabled+0x18>
 8002e60:	2301      	movs	r3, #1
 8002e62:	e000      	b.n	8002e66 <LL_ADC_IsEnabled+0x1a>
 8002e64:	2300      	movs	r3, #0
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr

08002e72 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002e72:	b480      	push	{r7}
 8002e74:	b083      	sub	sp, #12
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d101      	bne.n	8002e8a <LL_ADC_IsDisableOngoing+0x18>
 8002e86:	2301      	movs	r3, #1
 8002e88:	e000      	b.n	8002e8c <LL_ADC_IsDisableOngoing+0x1a>
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ea8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002eac:	f043 0204 	orr.w	r2, r3, #4
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ed0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ed4:	f043 0210 	orr.w	r2, r3, #16
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	f003 0304 	and.w	r3, r3, #4
 8002ef8:	2b04      	cmp	r3, #4
 8002efa:	d101      	bne.n	8002f00 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002efc:	2301      	movs	r3, #1
 8002efe:	e000      	b.n	8002f02 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f00:	2300      	movs	r3, #0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	370c      	adds	r7, #12
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	b083      	sub	sp, #12
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f1e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f22:	f043 0220 	orr.w	r2, r3, #32
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b083      	sub	sp, #12
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 0308 	and.w	r3, r3, #8
 8002f46:	2b08      	cmp	r3, #8
 8002f48:	d101      	bne.n	8002f4e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f64:	4857      	ldr	r0, [pc, #348]	; (80030c4 <HAL_ADC_Start+0x168>)
 8002f66:	f7ff ff2d 	bl	8002dc4 <LL_ADC_GetMultimode>
 8002f6a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7ff ffb9 	bl	8002ee8 <LL_ADC_REG_IsConversionOngoing>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	f040 809c 	bne.w	80030b6 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <HAL_ADC_Start+0x30>
 8002f88:	2302      	movs	r3, #2
 8002f8a:	e097      	b.n	80030bc <HAL_ADC_Start+0x160>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 fc99 	bl	80038cc <ADC_Enable>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f9e:	7dfb      	ldrb	r3, [r7, #23]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f040 8083 	bne.w	80030ac <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002faa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fae:	f023 0301 	bic.w	r3, r3, #1
 8002fb2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a42      	ldr	r2, [pc, #264]	; (80030c8 <HAL_ADC_Start+0x16c>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d002      	beq.n	8002fca <HAL_ADC_Start+0x6e>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	e000      	b.n	8002fcc <HAL_ADC_Start+0x70>
 8002fca:	4b40      	ldr	r3, [pc, #256]	; (80030cc <HAL_ADC_Start+0x170>)
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6812      	ldr	r2, [r2, #0]
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d002      	beq.n	8002fda <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d105      	bne.n	8002fe6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fde:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ff2:	d106      	bne.n	8003002 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ff8:	f023 0206 	bic.w	r2, r3, #6
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	659a      	str	r2, [r3, #88]	; 0x58
 8003000:	e002      	b.n	8003008 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	221c      	movs	r2, #28
 800300e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a2a      	ldr	r2, [pc, #168]	; (80030c8 <HAL_ADC_Start+0x16c>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d002      	beq.n	8003028 <HAL_ADC_Start+0xcc>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	e000      	b.n	800302a <HAL_ADC_Start+0xce>
 8003028:	4b28      	ldr	r3, [pc, #160]	; (80030cc <HAL_ADC_Start+0x170>)
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	6812      	ldr	r2, [r2, #0]
 800302e:	4293      	cmp	r3, r2
 8003030:	d008      	beq.n	8003044 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d005      	beq.n	8003044 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	2b05      	cmp	r3, #5
 800303c:	d002      	beq.n	8003044 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	2b09      	cmp	r3, #9
 8003042:	d114      	bne.n	800306e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d007      	beq.n	8003062 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003056:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800305a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f7ff ff16 	bl	8002e98 <LL_ADC_REG_StartConversion>
 800306c:	e025      	b.n	80030ba <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003072:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a12      	ldr	r2, [pc, #72]	; (80030c8 <HAL_ADC_Start+0x16c>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d002      	beq.n	800308a <HAL_ADC_Start+0x12e>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	e000      	b.n	800308c <HAL_ADC_Start+0x130>
 800308a:	4b10      	ldr	r3, [pc, #64]	; (80030cc <HAL_ADC_Start+0x170>)
 800308c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00f      	beq.n	80030ba <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030a2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	655a      	str	r2, [r3, #84]	; 0x54
 80030aa:	e006      	b.n	80030ba <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80030b4:	e001      	b.n	80030ba <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030b6:	2302      	movs	r3, #2
 80030b8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80030ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	50040300 	.word	0x50040300
 80030c8:	50040100 	.word	0x50040100
 80030cc:	50040000 	.word	0x50040000

080030d0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d101      	bne.n	80030e6 <HAL_ADC_Stop+0x16>
 80030e2:	2302      	movs	r3, #2
 80030e4:	e023      	b.n	800312e <HAL_ADC_Stop+0x5e>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80030ee:	2103      	movs	r1, #3
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f000 fb37 	bl	8003764 <ADC_ConversionStop>
 80030f6:	4603      	mov	r3, r0
 80030f8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80030fa:	7bfb      	ldrb	r3, [r7, #15]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d111      	bne.n	8003124 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f000 fc3d 	bl	8003980 <ADC_Disable>
 8003106:	4603      	mov	r3, r0
 8003108:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800310a:	7bfb      	ldrb	r3, [r7, #15]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d109      	bne.n	8003124 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003114:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003118:	f023 0301 	bic.w	r3, r3, #1
 800311c:	f043 0201 	orr.w	r2, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800312c:	7bfb      	ldrb	r3, [r7, #15]
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
	...

08003138 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b088      	sub	sp, #32
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003142:	4862      	ldr	r0, [pc, #392]	; (80032cc <HAL_ADC_PollForConversion+0x194>)
 8003144:	f7ff fe3e 	bl	8002dc4 <LL_ADC_GetMultimode>
 8003148:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	2b08      	cmp	r3, #8
 8003150:	d102      	bne.n	8003158 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003152:	2308      	movs	r3, #8
 8003154:	61fb      	str	r3, [r7, #28]
 8003156:	e02a      	b.n	80031ae <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d005      	beq.n	800316a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2b05      	cmp	r3, #5
 8003162:	d002      	beq.n	800316a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	2b09      	cmp	r3, #9
 8003168:	d111      	bne.n	800318e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	d007      	beq.n	8003188 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800317c:	f043 0220 	orr.w	r2, r3, #32
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e09d      	b.n	80032c4 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003188:	2304      	movs	r3, #4
 800318a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800318c:	e00f      	b.n	80031ae <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800318e:	484f      	ldr	r0, [pc, #316]	; (80032cc <HAL_ADC_PollForConversion+0x194>)
 8003190:	f7ff fe26 	bl	8002de0 <LL_ADC_GetMultiDMATransfer>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d007      	beq.n	80031aa <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319e:	f043 0220 	orr.w	r2, r3, #32
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e08c      	b.n	80032c4 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80031aa:	2304      	movs	r3, #4
 80031ac:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80031ae:	f7ff fdb5 	bl	8002d1c <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80031b4:	e01a      	b.n	80031ec <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031bc:	d016      	beq.n	80031ec <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80031be:	f7ff fdad 	bl	8002d1c <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d302      	bcc.n	80031d4 <HAL_ADC_PollForConversion+0x9c>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10b      	bne.n	80031ec <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d8:	f043 0204 	orr.w	r2, r3, #4
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e06b      	b.n	80032c4 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	4013      	ands	r3, r2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0dd      	beq.n	80031b6 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff fdb4 	bl	8002d78 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d01c      	beq.n	8003250 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	7e5b      	ldrb	r3, [r3, #25]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d118      	bne.n	8003250 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0308 	and.w	r3, r3, #8
 8003228:	2b08      	cmp	r3, #8
 800322a:	d111      	bne.n	8003250 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003230:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800323c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d105      	bne.n	8003250 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003248:	f043 0201 	orr.w	r2, r3, #1
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a1e      	ldr	r2, [pc, #120]	; (80032d0 <HAL_ADC_PollForConversion+0x198>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d002      	beq.n	8003260 <HAL_ADC_PollForConversion+0x128>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	e000      	b.n	8003262 <HAL_ADC_PollForConversion+0x12a>
 8003260:	4b1c      	ldr	r3, [pc, #112]	; (80032d4 <HAL_ADC_PollForConversion+0x19c>)
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	4293      	cmp	r3, r2
 8003268:	d008      	beq.n	800327c <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d005      	beq.n	800327c <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	2b05      	cmp	r3, #5
 8003274:	d002      	beq.n	800327c <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	2b09      	cmp	r3, #9
 800327a:	d104      	bne.n	8003286 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	61bb      	str	r3, [r7, #24]
 8003284:	e00c      	b.n	80032a0 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a11      	ldr	r2, [pc, #68]	; (80032d0 <HAL_ADC_PollForConversion+0x198>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d002      	beq.n	8003296 <HAL_ADC_PollForConversion+0x15e>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	e000      	b.n	8003298 <HAL_ADC_PollForConversion+0x160>
 8003296:	4b0f      	ldr	r3, [pc, #60]	; (80032d4 <HAL_ADC_PollForConversion+0x19c>)
 8003298:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	2b08      	cmp	r3, #8
 80032a4:	d104      	bne.n	80032b0 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2208      	movs	r2, #8
 80032ac:	601a      	str	r2, [r3, #0]
 80032ae:	e008      	b.n	80032c2 <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d103      	bne.n	80032c2 <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	220c      	movs	r2, #12
 80032c0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3720      	adds	r7, #32
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	50040300 	.word	0x50040300
 80032d0:	50040100 	.word	0x50040100
 80032d4:	50040000 	.word	0x50040000

080032d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b08a      	sub	sp, #40	; 0x28
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80032fc:	2300      	movs	r3, #0
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003310:	4882      	ldr	r0, [pc, #520]	; (800351c <HAL_ADC_IRQHandler+0x228>)
 8003312:	f7ff fd57 	bl	8002dc4 <LL_ADC_GetMultimode>
 8003316:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d017      	beq.n	8003352 <HAL_ADC_IRQHandler+0x5e>
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b00      	cmp	r3, #0
 800332a:	d012      	beq.n	8003352 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003330:	f003 0310 	and.w	r3, r3, #16
 8003334:	2b00      	cmp	r3, #0
 8003336:	d105      	bne.n	8003344 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003344:	6878      	ldr	r0, [r7, #4]
 8003346:	f000 fb9b 	bl	8003a80 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2202      	movs	r2, #2
 8003350:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	d004      	beq.n	8003366 <HAL_ADC_IRQHandler+0x72>
 800335c:	69bb      	ldr	r3, [r7, #24]
 800335e:	f003 0304 	and.w	r3, r3, #4
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10a      	bne.n	800337c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800336c:	2b00      	cmp	r3, #0
 800336e:	f000 8083 	beq.w	8003478 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	f003 0308 	and.w	r3, r3, #8
 8003378:	2b00      	cmp	r3, #0
 800337a:	d07d      	beq.n	8003478 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003380:	f003 0310 	and.w	r3, r3, #16
 8003384:	2b00      	cmp	r3, #0
 8003386:	d105      	bne.n	8003394 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff fced 	bl	8002d78 <LL_ADC_REG_IsTriggerSourceSWStart>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d062      	beq.n	800346a <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a5d      	ldr	r2, [pc, #372]	; (8003520 <HAL_ADC_IRQHandler+0x22c>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d002      	beq.n	80033b4 <HAL_ADC_IRQHandler+0xc0>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	e000      	b.n	80033b6 <HAL_ADC_IRQHandler+0xc2>
 80033b4:	4b5b      	ldr	r3, [pc, #364]	; (8003524 <HAL_ADC_IRQHandler+0x230>)
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6812      	ldr	r2, [r2, #0]
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d008      	beq.n	80033d0 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	2b05      	cmp	r3, #5
 80033c8:	d002      	beq.n	80033d0 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	2b09      	cmp	r3, #9
 80033ce:	d104      	bne.n	80033da <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	623b      	str	r3, [r7, #32]
 80033d8:	e00c      	b.n	80033f4 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a50      	ldr	r2, [pc, #320]	; (8003520 <HAL_ADC_IRQHandler+0x22c>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d002      	beq.n	80033ea <HAL_ADC_IRQHandler+0xf6>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	e000      	b.n	80033ec <HAL_ADC_IRQHandler+0xf8>
 80033ea:	4b4e      	ldr	r3, [pc, #312]	; (8003524 <HAL_ADC_IRQHandler+0x230>)
 80033ec:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80033f4:	6a3b      	ldr	r3, [r7, #32]
 80033f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d135      	bne.n	800346a <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0308 	and.w	r3, r3, #8
 8003408:	2b08      	cmp	r3, #8
 800340a:	d12e      	bne.n	800346a <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f7ff fd69 	bl	8002ee8 <LL_ADC_REG_IsConversionOngoing>
 8003416:	4603      	mov	r3, r0
 8003418:	2b00      	cmp	r3, #0
 800341a:	d11a      	bne.n	8003452 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	685a      	ldr	r2, [r3, #4]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 020c 	bic.w	r2, r2, #12
 800342a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003430:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800343c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d112      	bne.n	800346a <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003448:	f043 0201 	orr.w	r2, r3, #1
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	655a      	str	r2, [r3, #84]	; 0x54
 8003450:	e00b      	b.n	800346a <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003456:	f043 0210 	orr.w	r2, r3, #16
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003462:	f043 0201 	orr.w	r2, r3, #1
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 f95c 	bl	8003728 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	220c      	movs	r2, #12
 8003476:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	f003 0320 	and.w	r3, r3, #32
 800347e:	2b00      	cmp	r3, #0
 8003480:	d004      	beq.n	800348c <HAL_ADC_IRQHandler+0x198>
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	f003 0320 	and.w	r3, r3, #32
 8003488:	2b00      	cmp	r3, #0
 800348a:	d10b      	bne.n	80034a4 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 809f 	beq.w	80035d6 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800349e:	2b00      	cmp	r3, #0
 80034a0:	f000 8099 	beq.w	80035d6 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a8:	f003 0310 	and.w	r3, r3, #16
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d105      	bne.n	80034bc <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7ff fc6c 	bl	8002d9e <LL_ADC_INJ_IsTriggerSourceSWStart>
 80034c6:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7ff fc53 	bl	8002d78 <LL_ADC_REG_IsTriggerSourceSWStart>
 80034d2:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a11      	ldr	r2, [pc, #68]	; (8003520 <HAL_ADC_IRQHandler+0x22c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d002      	beq.n	80034e4 <HAL_ADC_IRQHandler+0x1f0>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	e000      	b.n	80034e6 <HAL_ADC_IRQHandler+0x1f2>
 80034e4:	4b0f      	ldr	r3, [pc, #60]	; (8003524 <HAL_ADC_IRQHandler+0x230>)
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d008      	beq.n	8003500 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d005      	beq.n	8003500 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	2b06      	cmp	r3, #6
 80034f8:	d002      	beq.n	8003500 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b07      	cmp	r3, #7
 80034fe:	d104      	bne.n	800350a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	623b      	str	r3, [r7, #32]
 8003508:	e013      	b.n	8003532 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a04      	ldr	r2, [pc, #16]	; (8003520 <HAL_ADC_IRQHandler+0x22c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d009      	beq.n	8003528 <HAL_ADC_IRQHandler+0x234>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	e007      	b.n	800352a <HAL_ADC_IRQHandler+0x236>
 800351a:	bf00      	nop
 800351c:	50040300 	.word	0x50040300
 8003520:	50040100 	.word	0x50040100
 8003524:	50040000 	.word	0x50040000
 8003528:	4b7d      	ldr	r3, [pc, #500]	; (8003720 <HAL_ADC_IRQHandler+0x42c>)
 800352a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10c      	bne.n	8003552 <HAL_ADC_IRQHandler+0x25e>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 800353e:	2b00      	cmp	r3, #0
 8003540:	d142      	bne.n	80035c8 <HAL_ADC_IRQHandler+0x2d4>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d03f      	beq.n	80035c8 <HAL_ADC_IRQHandler+0x2d4>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 800354e:	2b00      	cmp	r3, #0
 8003550:	d13a      	bne.n	80035c8 <HAL_ADC_IRQHandler+0x2d4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800355c:	2b40      	cmp	r3, #64	; 0x40
 800355e:	d133      	bne.n	80035c8 <HAL_ADC_IRQHandler+0x2d4>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003560:	6a3b      	ldr	r3, [r7, #32]
 8003562:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d12e      	bne.n	80035c8 <HAL_ADC_IRQHandler+0x2d4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4618      	mov	r0, r3
 8003570:	f7ff fce1 	bl	8002f36 <LL_ADC_INJ_IsConversionOngoing>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d11a      	bne.n	80035b0 <HAL_ADC_IRQHandler+0x2bc>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003588:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800358e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800359a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d112      	bne.n	80035c8 <HAL_ADC_IRQHandler+0x2d4>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a6:	f043 0201 	orr.w	r2, r3, #1
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	655a      	str	r2, [r3, #84]	; 0x54
 80035ae:	e00b      	b.n	80035c8 <HAL_ADC_IRQHandler+0x2d4>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035b4:	f043 0210 	orr.w	r2, r3, #16
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c0:	f043 0201 	orr.w	r2, r3, #1
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 fa31 	bl	8003a30 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	2260      	movs	r2, #96	; 0x60
 80035d4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d011      	beq.n	8003604 <HAL_ADC_IRQHandler+0x310>
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d00c      	beq.n	8003604 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f8a0 	bl	800373c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2280      	movs	r2, #128	; 0x80
 8003602:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800360a:	2b00      	cmp	r3, #0
 800360c:	d012      	beq.n	8003634 <HAL_ADC_IRQHandler+0x340>
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00d      	beq.n	8003634 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800361c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 fa17 	bl	8003a58 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003632:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800363a:	2b00      	cmp	r3, #0
 800363c:	d012      	beq.n	8003664 <HAL_ADC_IRQHandler+0x370>
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00d      	beq.n	8003664 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800364c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 fa09 	bl	8003a6c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003662:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	f003 0310 	and.w	r3, r3, #16
 800366a:	2b00      	cmp	r3, #0
 800366c:	d036      	beq.n	80036dc <HAL_ADC_IRQHandler+0x3e8>
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	f003 0310 	and.w	r3, r3, #16
 8003674:	2b00      	cmp	r3, #0
 8003676:	d031      	beq.n	80036dc <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800367c:	2b00      	cmp	r3, #0
 800367e:	d102      	bne.n	8003686 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8003680:	2301      	movs	r3, #1
 8003682:	627b      	str	r3, [r7, #36]	; 0x24
 8003684:	e014      	b.n	80036b0 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d008      	beq.n	800369e <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800368c:	4825      	ldr	r0, [pc, #148]	; (8003724 <HAL_ADC_IRQHandler+0x430>)
 800368e:	f7ff fba7 	bl	8002de0 <LL_ADC_GetMultiDMATransfer>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d00b      	beq.n	80036b0 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003698:	2301      	movs	r3, #1
 800369a:	627b      	str	r3, [r7, #36]	; 0x24
 800369c:	e008      	b.n	80036b0 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	f003 0301 	and.w	r3, r3, #1
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80036ac:	2301      	movs	r3, #1
 80036ae:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80036b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d10e      	bne.n	80036d4 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ba:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c6:	f043 0202 	orr.w	r2, r3, #2
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 f83e 	bl	8003750 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2210      	movs	r2, #16
 80036da:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d018      	beq.n	8003718 <HAL_ADC_IRQHandler+0x424>
 80036e6:	69bb      	ldr	r3, [r7, #24]
 80036e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d013      	beq.n	8003718 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f4:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003700:	f043 0208 	orr.w	r2, r3, #8
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003710:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f996 	bl	8003a44 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003718:	bf00      	nop
 800371a:	3728      	adds	r7, #40	; 0x28
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	50040000 	.word	0x50040000
 8003724:	50040300 	.word	0x50040300

08003728 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003730:	bf00      	nop
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003744:	bf00      	nop
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b088      	sub	sp, #32
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800376e:	2300      	movs	r3, #0
 8003770:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff fbb4 	bl	8002ee8 <LL_ADC_REG_IsConversionOngoing>
 8003780:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4618      	mov	r0, r3
 8003788:	f7ff fbd5 	bl	8002f36 <LL_ADC_INJ_IsConversionOngoing>
 800378c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d103      	bne.n	800379c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 8090 	beq.w	80038bc <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d02a      	beq.n	8003800 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	7e5b      	ldrb	r3, [r3, #25]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d126      	bne.n	8003800 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	7e1b      	ldrb	r3, [r3, #24]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d122      	bne.n	8003800 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80037ba:	2301      	movs	r3, #1
 80037bc:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80037be:	e014      	b.n	80037ea <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	4a41      	ldr	r2, [pc, #260]	; (80038c8 <ADC_ConversionStop+0x164>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d90d      	bls.n	80037e4 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037cc:	f043 0210 	orr.w	r2, r3, #16
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d8:	f043 0201 	orr.w	r2, r3, #1
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e06c      	b.n	80038be <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	3301      	adds	r3, #1
 80037e8:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037f4:	2b40      	cmp	r3, #64	; 0x40
 80037f6:	d1e3      	bne.n	80037c0 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2240      	movs	r2, #64	; 0x40
 80037fe:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	2b02      	cmp	r3, #2
 8003804:	d014      	beq.n	8003830 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff fb6c 	bl	8002ee8 <LL_ADC_REG_IsConversionOngoing>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00c      	beq.n	8003830 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff fb29 	bl	8002e72 <LL_ADC_IsDisableOngoing>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d104      	bne.n	8003830 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f7ff fb48 	bl	8002ec0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d014      	beq.n	8003860 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f7ff fb7b 	bl	8002f36 <LL_ADC_INJ_IsConversionOngoing>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00c      	beq.n	8003860 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff fb11 	bl	8002e72 <LL_ADC_IsDisableOngoing>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d104      	bne.n	8003860 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f7ff fb57 	bl	8002f0e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	2b02      	cmp	r3, #2
 8003864:	d004      	beq.n	8003870 <ADC_ConversionStop+0x10c>
 8003866:	2b03      	cmp	r3, #3
 8003868:	d105      	bne.n	8003876 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800386a:	230c      	movs	r3, #12
 800386c:	617b      	str	r3, [r7, #20]
        break;
 800386e:	e005      	b.n	800387c <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003870:	2308      	movs	r3, #8
 8003872:	617b      	str	r3, [r7, #20]
        break;
 8003874:	e002      	b.n	800387c <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003876:	2304      	movs	r3, #4
 8003878:	617b      	str	r3, [r7, #20]
        break;
 800387a:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800387c:	f7ff fa4e 	bl	8002d1c <HAL_GetTick>
 8003880:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003882:	e014      	b.n	80038ae <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003884:	f7ff fa4a 	bl	8002d1c <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b05      	cmp	r3, #5
 8003890:	d90d      	bls.n	80038ae <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003896:	f043 0210 	orr.w	r2, r3, #16
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038a2:	f043 0201 	orr.w	r2, r3, #1
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e007      	b.n	80038be <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	4013      	ands	r3, r2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1e3      	bne.n	8003884 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3720      	adds	r7, #32
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	a33fffff 	.word	0xa33fffff

080038cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4618      	mov	r0, r3
 80038da:	f7ff fab7 	bl	8002e4c <LL_ADC_IsEnabled>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d146      	bne.n	8003972 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689a      	ldr	r2, [r3, #8]
 80038ea:	4b24      	ldr	r3, [pc, #144]	; (800397c <ADC_Enable+0xb0>)
 80038ec:	4013      	ands	r3, r2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00d      	beq.n	800390e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038f6:	f043 0210 	orr.w	r2, r3, #16
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003902:	f043 0201 	orr.w	r2, r3, #1
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e032      	b.n	8003974 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff fa72 	bl	8002dfc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003918:	f7ff fa00 	bl	8002d1c <HAL_GetTick>
 800391c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800391e:	e021      	b.n	8003964 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4618      	mov	r0, r3
 8003926:	f7ff fa91 	bl	8002e4c <LL_ADC_IsEnabled>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d104      	bne.n	800393a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4618      	mov	r0, r3
 8003936:	f7ff fa61 	bl	8002dfc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800393a:	f7ff f9ef 	bl	8002d1c <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d90d      	bls.n	8003964 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394c:	f043 0210 	orr.w	r2, r3, #16
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003958:	f043 0201 	orr.w	r2, r3, #1
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e007      	b.n	8003974 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b01      	cmp	r3, #1
 8003970:	d1d6      	bne.n	8003920 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3710      	adds	r7, #16
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	8000003f 	.word	0x8000003f

08003980 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4618      	mov	r0, r3
 800398e:	f7ff fa70 	bl	8002e72 <LL_ADC_IsDisableOngoing>
 8003992:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4618      	mov	r0, r3
 800399a:	f7ff fa57 	bl	8002e4c <LL_ADC_IsEnabled>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d040      	beq.n	8003a26 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d13d      	bne.n	8003a26 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f003 030d 	and.w	r3, r3, #13
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d10c      	bne.n	80039d2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff fa31 	bl	8002e24 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2203      	movs	r2, #3
 80039c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039ca:	f7ff f9a7 	bl	8002d1c <HAL_GetTick>
 80039ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039d0:	e022      	b.n	8003a18 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d6:	f043 0210 	orr.w	r2, r3, #16
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e2:	f043 0201 	orr.w	r2, r3, #1
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e01c      	b.n	8003a28 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039ee:	f7ff f995 	bl	8002d1c <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d90d      	bls.n	8003a18 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a00:	f043 0210 	orr.w	r2, r3, #16
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a0c:	f043 0201 	orr.w	r2, r3, #1
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e007      	b.n	8003a28 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d1e3      	bne.n	80039ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b085      	sub	sp, #20
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f003 0307 	and.w	r3, r3, #7
 8003aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	; (8003ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003abc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ac0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ac6:	4a04      	ldr	r2, [pc, #16]	; (8003ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	60d3      	str	r3, [r2, #12]
}
 8003acc:	bf00      	nop
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	e000ed00 	.word	0xe000ed00

08003adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ae0:	4b04      	ldr	r3, [pc, #16]	; (8003af4 <__NVIC_GetPriorityGrouping+0x18>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	0a1b      	lsrs	r3, r3, #8
 8003ae6:	f003 0307 	and.w	r3, r3, #7
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	e000ed00 	.word	0xe000ed00

08003af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	4603      	mov	r3, r0
 8003b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	db0b      	blt.n	8003b22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b0a:	79fb      	ldrb	r3, [r7, #7]
 8003b0c:	f003 021f 	and.w	r2, r3, #31
 8003b10:	4907      	ldr	r1, [pc, #28]	; (8003b30 <__NVIC_EnableIRQ+0x38>)
 8003b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b16:	095b      	lsrs	r3, r3, #5
 8003b18:	2001      	movs	r0, #1
 8003b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b22:	bf00      	nop
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	e000e100 	.word	0xe000e100

08003b34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	6039      	str	r1, [r7, #0]
 8003b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	db0a      	blt.n	8003b5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	b2da      	uxtb	r2, r3
 8003b4c:	490c      	ldr	r1, [pc, #48]	; (8003b80 <__NVIC_SetPriority+0x4c>)
 8003b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b52:	0112      	lsls	r2, r2, #4
 8003b54:	b2d2      	uxtb	r2, r2
 8003b56:	440b      	add	r3, r1
 8003b58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b5c:	e00a      	b.n	8003b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	b2da      	uxtb	r2, r3
 8003b62:	4908      	ldr	r1, [pc, #32]	; (8003b84 <__NVIC_SetPriority+0x50>)
 8003b64:	79fb      	ldrb	r3, [r7, #7]
 8003b66:	f003 030f 	and.w	r3, r3, #15
 8003b6a:	3b04      	subs	r3, #4
 8003b6c:	0112      	lsls	r2, r2, #4
 8003b6e:	b2d2      	uxtb	r2, r2
 8003b70:	440b      	add	r3, r1
 8003b72:	761a      	strb	r2, [r3, #24]
}
 8003b74:	bf00      	nop
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	e000e100 	.word	0xe000e100
 8003b84:	e000ed00 	.word	0xe000ed00

08003b88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b089      	sub	sp, #36	; 0x24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 0307 	and.w	r3, r3, #7
 8003b9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ba2:	2b04      	cmp	r3, #4
 8003ba4:	bf28      	it	cs
 8003ba6:	2304      	movcs	r3, #4
 8003ba8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	3304      	adds	r3, #4
 8003bae:	2b06      	cmp	r3, #6
 8003bb0:	d902      	bls.n	8003bb8 <NVIC_EncodePriority+0x30>
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3b03      	subs	r3, #3
 8003bb6:	e000      	b.n	8003bba <NVIC_EncodePriority+0x32>
 8003bb8:	2300      	movs	r3, #0
 8003bba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	43da      	mvns	r2, r3
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	401a      	ands	r2, r3
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bd0:	f04f 31ff 	mov.w	r1, #4294967295
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bda:	43d9      	mvns	r1, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be0:	4313      	orrs	r3, r2
         );
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3724      	adds	r7, #36	; 0x24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
	...

08003bf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c00:	d301      	bcc.n	8003c06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c02:	2301      	movs	r3, #1
 8003c04:	e00f      	b.n	8003c26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c06:	4a0a      	ldr	r2, [pc, #40]	; (8003c30 <SysTick_Config+0x40>)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c0e:	210f      	movs	r1, #15
 8003c10:	f04f 30ff 	mov.w	r0, #4294967295
 8003c14:	f7ff ff8e 	bl	8003b34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c18:	4b05      	ldr	r3, [pc, #20]	; (8003c30 <SysTick_Config+0x40>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c1e:	4b04      	ldr	r3, [pc, #16]	; (8003c30 <SysTick_Config+0x40>)
 8003c20:	2207      	movs	r2, #7
 8003c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	e000e010 	.word	0xe000e010

08003c34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f7ff ff29 	bl	8003a94 <__NVIC_SetPriorityGrouping>
}
 8003c42:	bf00      	nop
 8003c44:	3708      	adds	r7, #8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b086      	sub	sp, #24
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	4603      	mov	r3, r0
 8003c52:	60b9      	str	r1, [r7, #8]
 8003c54:	607a      	str	r2, [r7, #4]
 8003c56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c5c:	f7ff ff3e 	bl	8003adc <__NVIC_GetPriorityGrouping>
 8003c60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	68b9      	ldr	r1, [r7, #8]
 8003c66:	6978      	ldr	r0, [r7, #20]
 8003c68:	f7ff ff8e 	bl	8003b88 <NVIC_EncodePriority>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c72:	4611      	mov	r1, r2
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7ff ff5d 	bl	8003b34 <__NVIC_SetPriority>
}
 8003c7a:	bf00      	nop
 8003c7c:	3718      	adds	r7, #24
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b082      	sub	sp, #8
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	4603      	mov	r3, r0
 8003c8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff ff31 	bl	8003af8 <__NVIC_EnableIRQ>
}
 8003c96:	bf00      	nop
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b082      	sub	sp, #8
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f7ff ffa2 	bl	8003bf0 <SysTick_Config>
 8003cac:	4603      	mov	r3, r0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
	...

08003cb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b087      	sub	sp, #28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc6:	e17f      	b.n	8003fc8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	2101      	movs	r1, #1
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	f000 8171 	beq.w	8003fc2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d003      	beq.n	8003cf0 <HAL_GPIO_Init+0x38>
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	2b12      	cmp	r3, #18
 8003cee:	d123      	bne.n	8003d38 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	08da      	lsrs	r2, r3, #3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	3208      	adds	r2, #8
 8003cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	220f      	movs	r2, #15
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	4013      	ands	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	691a      	ldr	r2, [r3, #16]
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	f003 0307 	and.w	r3, r3, #7
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	08da      	lsrs	r2, r3, #3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3208      	adds	r2, #8
 8003d32:	6939      	ldr	r1, [r7, #16]
 8003d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	005b      	lsls	r3, r3, #1
 8003d42:	2203      	movs	r2, #3
 8003d44:	fa02 f303 	lsl.w	r3, r2, r3
 8003d48:	43db      	mvns	r3, r3
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 0203 	and.w	r2, r3, #3
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	693a      	ldr	r2, [r7, #16]
 8003d6a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d00b      	beq.n	8003d8c <HAL_GPIO_Init+0xd4>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d007      	beq.n	8003d8c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003d80:	2b11      	cmp	r3, #17
 8003d82:	d003      	beq.n	8003d8c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	2b12      	cmp	r3, #18
 8003d8a:	d130      	bne.n	8003dee <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	2203      	movs	r2, #3
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	fa02 f303 	lsl.w	r3, r2, r3
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	693a      	ldr	r2, [r7, #16]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	091b      	lsrs	r3, r3, #4
 8003dd8:	f003 0201 	and.w	r2, r3, #1
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f003 0303 	and.w	r3, r3, #3
 8003df6:	2b03      	cmp	r3, #3
 8003df8:	d118      	bne.n	8003e2c <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003e00:	2201      	movs	r2, #1
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	693a      	ldr	r2, [r7, #16]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	08db      	lsrs	r3, r3, #3
 8003e16:	f003 0201 	and.w	r2, r3, #1
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	2203      	movs	r2, #3
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	4013      	ands	r3, r2
 8003e42:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f000 80ac 	beq.w	8003fc2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e6a:	4b5e      	ldr	r3, [pc, #376]	; (8003fe4 <HAL_GPIO_Init+0x32c>)
 8003e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e6e:	4a5d      	ldr	r2, [pc, #372]	; (8003fe4 <HAL_GPIO_Init+0x32c>)
 8003e70:	f043 0301 	orr.w	r3, r3, #1
 8003e74:	6613      	str	r3, [r2, #96]	; 0x60
 8003e76:	4b5b      	ldr	r3, [pc, #364]	; (8003fe4 <HAL_GPIO_Init+0x32c>)
 8003e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	60bb      	str	r3, [r7, #8]
 8003e80:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e82:	4a59      	ldr	r2, [pc, #356]	; (8003fe8 <HAL_GPIO_Init+0x330>)
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	089b      	lsrs	r3, r3, #2
 8003e88:	3302      	adds	r3, #2
 8003e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f003 0303 	and.w	r3, r3, #3
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	220f      	movs	r2, #15
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43db      	mvns	r3, r3
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003eac:	d025      	beq.n	8003efa <HAL_GPIO_Init+0x242>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a4e      	ldr	r2, [pc, #312]	; (8003fec <HAL_GPIO_Init+0x334>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d01f      	beq.n	8003ef6 <HAL_GPIO_Init+0x23e>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a4d      	ldr	r2, [pc, #308]	; (8003ff0 <HAL_GPIO_Init+0x338>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d019      	beq.n	8003ef2 <HAL_GPIO_Init+0x23a>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a4c      	ldr	r2, [pc, #304]	; (8003ff4 <HAL_GPIO_Init+0x33c>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d013      	beq.n	8003eee <HAL_GPIO_Init+0x236>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a4b      	ldr	r2, [pc, #300]	; (8003ff8 <HAL_GPIO_Init+0x340>)
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d00d      	beq.n	8003eea <HAL_GPIO_Init+0x232>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	4a4a      	ldr	r2, [pc, #296]	; (8003ffc <HAL_GPIO_Init+0x344>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d007      	beq.n	8003ee6 <HAL_GPIO_Init+0x22e>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a49      	ldr	r2, [pc, #292]	; (8004000 <HAL_GPIO_Init+0x348>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d101      	bne.n	8003ee2 <HAL_GPIO_Init+0x22a>
 8003ede:	2306      	movs	r3, #6
 8003ee0:	e00c      	b.n	8003efc <HAL_GPIO_Init+0x244>
 8003ee2:	2307      	movs	r3, #7
 8003ee4:	e00a      	b.n	8003efc <HAL_GPIO_Init+0x244>
 8003ee6:	2305      	movs	r3, #5
 8003ee8:	e008      	b.n	8003efc <HAL_GPIO_Init+0x244>
 8003eea:	2304      	movs	r3, #4
 8003eec:	e006      	b.n	8003efc <HAL_GPIO_Init+0x244>
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e004      	b.n	8003efc <HAL_GPIO_Init+0x244>
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	e002      	b.n	8003efc <HAL_GPIO_Init+0x244>
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e000      	b.n	8003efc <HAL_GPIO_Init+0x244>
 8003efa:	2300      	movs	r3, #0
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	f002 0203 	and.w	r2, r2, #3
 8003f02:	0092      	lsls	r2, r2, #2
 8003f04:	4093      	lsls	r3, r2
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f0c:	4936      	ldr	r1, [pc, #216]	; (8003fe8 <HAL_GPIO_Init+0x330>)
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	089b      	lsrs	r3, r3, #2
 8003f12:	3302      	adds	r3, #2
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003f1a:	4b3a      	ldr	r3, [pc, #232]	; (8004004 <HAL_GPIO_Init+0x34c>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	43db      	mvns	r3, r3
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	4013      	ands	r3, r2
 8003f28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d003      	beq.n	8003f3e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f3e:	4a31      	ldr	r2, [pc, #196]	; (8004004 <HAL_GPIO_Init+0x34c>)
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003f44:	4b2f      	ldr	r3, [pc, #188]	; (8004004 <HAL_GPIO_Init+0x34c>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	4013      	ands	r3, r2
 8003f52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d003      	beq.n	8003f68 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f68:	4a26      	ldr	r2, [pc, #152]	; (8004004 <HAL_GPIO_Init+0x34c>)
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f6e:	4b25      	ldr	r3, [pc, #148]	; (8004004 <HAL_GPIO_Init+0x34c>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	43db      	mvns	r3, r3
 8003f78:	693a      	ldr	r2, [r7, #16]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d003      	beq.n	8003f92 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f92:	4a1c      	ldr	r2, [pc, #112]	; (8004004 <HAL_GPIO_Init+0x34c>)
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f98:	4b1a      	ldr	r3, [pc, #104]	; (8004004 <HAL_GPIO_Init+0x34c>)
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	43db      	mvns	r3, r3
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	4013      	ands	r3, r2
 8003fa6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d003      	beq.n	8003fbc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003fbc:	4a11      	ldr	r2, [pc, #68]	; (8004004 <HAL_GPIO_Init+0x34c>)
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f47f ae78 	bne.w	8003cc8 <HAL_GPIO_Init+0x10>
  }
}
 8003fd8:	bf00      	nop
 8003fda:	371c      	adds	r7, #28
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	40010000 	.word	0x40010000
 8003fec:	48000400 	.word	0x48000400
 8003ff0:	48000800 	.word	0x48000800
 8003ff4:	48000c00 	.word	0x48000c00
 8003ff8:	48001000 	.word	0x48001000
 8003ffc:	48001400 	.word	0x48001400
 8004000:	48001800 	.word	0x48001800
 8004004:	40010400 	.word	0x40010400

08004008 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004008:	b480      	push	{r7}
 800400a:	b085      	sub	sp, #20
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	460b      	mov	r3, r1
 8004012:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	691a      	ldr	r2, [r3, #16]
 8004018:	887b      	ldrh	r3, [r7, #2]
 800401a:	4013      	ands	r3, r2
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004020:	2301      	movs	r3, #1
 8004022:	73fb      	strb	r3, [r7, #15]
 8004024:	e001      	b.n	800402a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004026:	2300      	movs	r3, #0
 8004028:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800402a:	7bfb      	ldrb	r3, [r7, #15]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	460b      	mov	r3, r1
 8004042:	807b      	strh	r3, [r7, #2]
 8004044:	4613      	mov	r3, r2
 8004046:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004048:	787b      	ldrb	r3, [r7, #1]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800404e:	887a      	ldrh	r2, [r7, #2]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004054:	e002      	b.n	800405c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004056:	887a      	ldrh	r2, [r7, #2]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	460b      	mov	r3, r1
 8004072:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	695a      	ldr	r2, [r3, #20]
 8004078:	887b      	ldrh	r3, [r7, #2]
 800407a:	4013      	ands	r3, r2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004080:	887a      	ldrh	r2, [r7, #2]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004086:	e002      	b.n	800408e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004088:	887a      	ldrh	r2, [r7, #2]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	619a      	str	r2, [r3, #24]
}
 800408e:	bf00      	nop
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr

0800409a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800409a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800409c:	b08f      	sub	sp, #60	; 0x3c
 800409e:	af0a      	add	r7, sp, #40	; 0x28
 80040a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d101      	bne.n	80040ac <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e054      	b.n	8004156 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d106      	bne.n	80040cc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f005 fe52 	bl	8009d70 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2203      	movs	r2, #3
 80040d0:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d102      	bne.n	80040e6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f003 ffe6 	bl	80080bc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	603b      	str	r3, [r7, #0]
 80040f6:	687e      	ldr	r6, [r7, #4]
 80040f8:	466d      	mov	r5, sp
 80040fa:	f106 0410 	add.w	r4, r6, #16
 80040fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004100:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004102:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004104:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004106:	e894 0003 	ldmia.w	r4, {r0, r1}
 800410a:	e885 0003 	stmia.w	r5, {r0, r1}
 800410e:	1d33      	adds	r3, r6, #4
 8004110:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004112:	6838      	ldr	r0, [r7, #0]
 8004114:	f003 ff6f 	bl	8007ff6 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2101      	movs	r1, #1
 800411e:	4618      	mov	r0, r3
 8004120:	f003 ffdd 	bl	80080de <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	603b      	str	r3, [r7, #0]
 800412a:	687e      	ldr	r6, [r7, #4]
 800412c:	466d      	mov	r5, sp
 800412e:	f106 0410 	add.w	r4, r6, #16
 8004132:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004134:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004136:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004138:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800413a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800413e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004142:	1d33      	adds	r3, r6, #4
 8004144:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004146:	6838      	ldr	r0, [r7, #0]
 8004148:	f004 f8ec 	bl	8008324 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3714      	adds	r7, #20
 800415a:	46bd      	mov	sp, r7
 800415c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800415e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800415e:	b590      	push	{r4, r7, lr}
 8004160:	b089      	sub	sp, #36	; 0x24
 8004162:	af04      	add	r7, sp, #16
 8004164:	6078      	str	r0, [r7, #4]
 8004166:	4608      	mov	r0, r1
 8004168:	4611      	mov	r1, r2
 800416a:	461a      	mov	r2, r3
 800416c:	4603      	mov	r3, r0
 800416e:	70fb      	strb	r3, [r7, #3]
 8004170:	460b      	mov	r3, r1
 8004172:	70bb      	strb	r3, [r7, #2]
 8004174:	4613      	mov	r3, r2
 8004176:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800417e:	2b01      	cmp	r3, #1
 8004180:	d101      	bne.n	8004186 <HAL_HCD_HC_Init+0x28>
 8004182:	2302      	movs	r3, #2
 8004184:	e07f      	b.n	8004286 <HAL_HCD_HC_Init+0x128>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800418e:	78fa      	ldrb	r2, [r7, #3]
 8004190:	6879      	ldr	r1, [r7, #4]
 8004192:	4613      	mov	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	4413      	add	r3, r2
 8004198:	00db      	lsls	r3, r3, #3
 800419a:	440b      	add	r3, r1
 800419c:	333d      	adds	r3, #61	; 0x3d
 800419e:	2200      	movs	r2, #0
 80041a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80041a2:	78fa      	ldrb	r2, [r7, #3]
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	4613      	mov	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	4413      	add	r3, r2
 80041ac:	00db      	lsls	r3, r3, #3
 80041ae:	440b      	add	r3, r1
 80041b0:	3338      	adds	r3, #56	; 0x38
 80041b2:	787a      	ldrb	r2, [r7, #1]
 80041b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80041b6:	78fa      	ldrb	r2, [r7, #3]
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	4613      	mov	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4413      	add	r3, r2
 80041c0:	00db      	lsls	r3, r3, #3
 80041c2:	440b      	add	r3, r1
 80041c4:	3340      	adds	r3, #64	; 0x40
 80041c6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80041c8:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80041ca:	78fa      	ldrb	r2, [r7, #3]
 80041cc:	6879      	ldr	r1, [r7, #4]
 80041ce:	4613      	mov	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	4413      	add	r3, r2
 80041d4:	00db      	lsls	r3, r3, #3
 80041d6:	440b      	add	r3, r1
 80041d8:	3339      	adds	r3, #57	; 0x39
 80041da:	78fa      	ldrb	r2, [r7, #3]
 80041dc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80041de:	78fa      	ldrb	r2, [r7, #3]
 80041e0:	6879      	ldr	r1, [r7, #4]
 80041e2:	4613      	mov	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	4413      	add	r3, r2
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	440b      	add	r3, r1
 80041ec:	333f      	adds	r3, #63	; 0x3f
 80041ee:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80041f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80041f4:	78fa      	ldrb	r2, [r7, #3]
 80041f6:	78bb      	ldrb	r3, [r7, #2]
 80041f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041fc:	b2d8      	uxtb	r0, r3
 80041fe:	6879      	ldr	r1, [r7, #4]
 8004200:	4613      	mov	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	440b      	add	r3, r1
 800420a:	333a      	adds	r3, #58	; 0x3a
 800420c:	4602      	mov	r2, r0
 800420e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8004210:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004214:	2b00      	cmp	r3, #0
 8004216:	da0a      	bge.n	800422e <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004218:	78fa      	ldrb	r2, [r7, #3]
 800421a:	6879      	ldr	r1, [r7, #4]
 800421c:	4613      	mov	r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4413      	add	r3, r2
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	440b      	add	r3, r1
 8004226:	333b      	adds	r3, #59	; 0x3b
 8004228:	2201      	movs	r2, #1
 800422a:	701a      	strb	r2, [r3, #0]
 800422c:	e009      	b.n	8004242 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800422e:	78fa      	ldrb	r2, [r7, #3]
 8004230:	6879      	ldr	r1, [r7, #4]
 8004232:	4613      	mov	r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	4413      	add	r3, r2
 8004238:	00db      	lsls	r3, r3, #3
 800423a:	440b      	add	r3, r1
 800423c:	333b      	adds	r3, #59	; 0x3b
 800423e:	2200      	movs	r2, #0
 8004240:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004242:	78fa      	ldrb	r2, [r7, #3]
 8004244:	6879      	ldr	r1, [r7, #4]
 8004246:	4613      	mov	r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	440b      	add	r3, r1
 8004250:	333c      	adds	r3, #60	; 0x3c
 8004252:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004256:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6818      	ldr	r0, [r3, #0]
 800425c:	787c      	ldrb	r4, [r7, #1]
 800425e:	78ba      	ldrb	r2, [r7, #2]
 8004260:	78f9      	ldrb	r1, [r7, #3]
 8004262:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004264:	9302      	str	r3, [sp, #8]
 8004266:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800426a:	9301      	str	r3, [sp, #4]
 800426c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	4623      	mov	r3, r4
 8004274:	f004 f958 	bl	8008528 <USB_HC_Init>
 8004278:	4603      	mov	r3, r0
 800427a:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004284:	7bfb      	ldrb	r3, [r7, #15]
}
 8004286:	4618      	mov	r0, r3
 8004288:	3714      	adds	r7, #20
 800428a:	46bd      	mov	sp, r7
 800428c:	bd90      	pop	{r4, r7, pc}

0800428e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b084      	sub	sp, #16
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
 8004296:	460b      	mov	r3, r1
 8004298:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800429a:	2300      	movs	r3, #0
 800429c:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d101      	bne.n	80042ac <HAL_HCD_HC_Halt+0x1e>
 80042a8:	2302      	movs	r3, #2
 80042aa:	e00f      	b.n	80042cc <HAL_HCD_HC_Halt+0x3e>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	78fa      	ldrb	r2, [r7, #3]
 80042ba:	4611      	mov	r1, r2
 80042bc:	4618      	mov	r0, r3
 80042be:	f004 fb36 	bl	800892e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80042ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3710      	adds	r7, #16
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	4608      	mov	r0, r1
 80042de:	4611      	mov	r1, r2
 80042e0:	461a      	mov	r2, r3
 80042e2:	4603      	mov	r3, r0
 80042e4:	70fb      	strb	r3, [r7, #3]
 80042e6:	460b      	mov	r3, r1
 80042e8:	70bb      	strb	r3, [r7, #2]
 80042ea:	4613      	mov	r3, r2
 80042ec:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 80042ee:	78fa      	ldrb	r2, [r7, #3]
 80042f0:	6879      	ldr	r1, [r7, #4]
 80042f2:	4613      	mov	r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	4413      	add	r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	440b      	add	r3, r1
 80042fc:	333b      	adds	r3, #59	; 0x3b
 80042fe:	78ba      	ldrb	r2, [r7, #2]
 8004300:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004302:	78fa      	ldrb	r2, [r7, #3]
 8004304:	6879      	ldr	r1, [r7, #4]
 8004306:	4613      	mov	r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	4413      	add	r3, r2
 800430c:	00db      	lsls	r3, r3, #3
 800430e:	440b      	add	r3, r1
 8004310:	333f      	adds	r3, #63	; 0x3f
 8004312:	787a      	ldrb	r2, [r7, #1]
 8004314:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004316:	7c3b      	ldrb	r3, [r7, #16]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10a      	bne.n	8004332 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800431c:	78fa      	ldrb	r2, [r7, #3]
 800431e:	6879      	ldr	r1, [r7, #4]
 8004320:	4613      	mov	r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	440b      	add	r3, r1
 800432a:	3342      	adds	r3, #66	; 0x42
 800432c:	2203      	movs	r2, #3
 800432e:	701a      	strb	r2, [r3, #0]
 8004330:	e009      	b.n	8004346 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004332:	78fa      	ldrb	r2, [r7, #3]
 8004334:	6879      	ldr	r1, [r7, #4]
 8004336:	4613      	mov	r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	440b      	add	r3, r1
 8004340:	3342      	adds	r3, #66	; 0x42
 8004342:	2202      	movs	r2, #2
 8004344:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004346:	787b      	ldrb	r3, [r7, #1]
 8004348:	2b03      	cmp	r3, #3
 800434a:	f200 80d6 	bhi.w	80044fa <HAL_HCD_HC_SubmitRequest+0x226>
 800434e:	a201      	add	r2, pc, #4	; (adr r2, 8004354 <HAL_HCD_HC_SubmitRequest+0x80>)
 8004350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004354:	08004365 	.word	0x08004365
 8004358:	080044e5 	.word	0x080044e5
 800435c:	080043d1 	.word	0x080043d1
 8004360:	0800445b 	.word	0x0800445b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004364:	7c3b      	ldrb	r3, [r7, #16]
 8004366:	2b01      	cmp	r3, #1
 8004368:	f040 80c9 	bne.w	80044fe <HAL_HCD_HC_SubmitRequest+0x22a>
 800436c:	78bb      	ldrb	r3, [r7, #2]
 800436e:	2b00      	cmp	r3, #0
 8004370:	f040 80c5 	bne.w	80044fe <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8004374:	8b3b      	ldrh	r3, [r7, #24]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d109      	bne.n	800438e <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	4613      	mov	r3, r2
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	4413      	add	r3, r2
 8004384:	00db      	lsls	r3, r3, #3
 8004386:	440b      	add	r3, r1
 8004388:	3351      	adds	r3, #81	; 0x51
 800438a:	2201      	movs	r2, #1
 800438c:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800438e:	78fa      	ldrb	r2, [r7, #3]
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	4613      	mov	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	4413      	add	r3, r2
 8004398:	00db      	lsls	r3, r3, #3
 800439a:	440b      	add	r3, r1
 800439c:	3351      	adds	r3, #81	; 0x51
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d10a      	bne.n	80043ba <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80043a4:	78fa      	ldrb	r2, [r7, #3]
 80043a6:	6879      	ldr	r1, [r7, #4]
 80043a8:	4613      	mov	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4413      	add	r3, r2
 80043ae:	00db      	lsls	r3, r3, #3
 80043b0:	440b      	add	r3, r1
 80043b2:	3342      	adds	r3, #66	; 0x42
 80043b4:	2200      	movs	r2, #0
 80043b6:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80043b8:	e0a1      	b.n	80044fe <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80043ba:	78fa      	ldrb	r2, [r7, #3]
 80043bc:	6879      	ldr	r1, [r7, #4]
 80043be:	4613      	mov	r3, r2
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	4413      	add	r3, r2
 80043c4:	00db      	lsls	r3, r3, #3
 80043c6:	440b      	add	r3, r1
 80043c8:	3342      	adds	r3, #66	; 0x42
 80043ca:	2202      	movs	r2, #2
 80043cc:	701a      	strb	r2, [r3, #0]
      break;
 80043ce:	e096      	b.n	80044fe <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80043d0:	78bb      	ldrb	r3, [r7, #2]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d120      	bne.n	8004418 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80043d6:	78fa      	ldrb	r2, [r7, #3]
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	4613      	mov	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	4413      	add	r3, r2
 80043e0:	00db      	lsls	r3, r3, #3
 80043e2:	440b      	add	r3, r1
 80043e4:	3351      	adds	r3, #81	; 0x51
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10a      	bne.n	8004402 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80043ec:	78fa      	ldrb	r2, [r7, #3]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	4413      	add	r3, r2
 80043f6:	00db      	lsls	r3, r3, #3
 80043f8:	440b      	add	r3, r1
 80043fa:	3342      	adds	r3, #66	; 0x42
 80043fc:	2200      	movs	r2, #0
 80043fe:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004400:	e07e      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004402:	78fa      	ldrb	r2, [r7, #3]
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	4613      	mov	r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	4413      	add	r3, r2
 800440c:	00db      	lsls	r3, r3, #3
 800440e:	440b      	add	r3, r1
 8004410:	3342      	adds	r3, #66	; 0x42
 8004412:	2202      	movs	r2, #2
 8004414:	701a      	strb	r2, [r3, #0]
      break;
 8004416:	e073      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004418:	78fa      	ldrb	r2, [r7, #3]
 800441a:	6879      	ldr	r1, [r7, #4]
 800441c:	4613      	mov	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	00db      	lsls	r3, r3, #3
 8004424:	440b      	add	r3, r1
 8004426:	3350      	adds	r3, #80	; 0x50
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10a      	bne.n	8004444 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800442e:	78fa      	ldrb	r2, [r7, #3]
 8004430:	6879      	ldr	r1, [r7, #4]
 8004432:	4613      	mov	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	00db      	lsls	r3, r3, #3
 800443a:	440b      	add	r3, r1
 800443c:	3342      	adds	r3, #66	; 0x42
 800443e:	2200      	movs	r2, #0
 8004440:	701a      	strb	r2, [r3, #0]
      break;
 8004442:	e05d      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004444:	78fa      	ldrb	r2, [r7, #3]
 8004446:	6879      	ldr	r1, [r7, #4]
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	440b      	add	r3, r1
 8004452:	3342      	adds	r3, #66	; 0x42
 8004454:	2202      	movs	r2, #2
 8004456:	701a      	strb	r2, [r3, #0]
      break;
 8004458:	e052      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800445a:	78bb      	ldrb	r3, [r7, #2]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d120      	bne.n	80044a2 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004460:	78fa      	ldrb	r2, [r7, #3]
 8004462:	6879      	ldr	r1, [r7, #4]
 8004464:	4613      	mov	r3, r2
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	00db      	lsls	r3, r3, #3
 800446c:	440b      	add	r3, r1
 800446e:	3351      	adds	r3, #81	; 0x51
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10a      	bne.n	800448c <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004476:	78fa      	ldrb	r2, [r7, #3]
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	4613      	mov	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	4413      	add	r3, r2
 8004480:	00db      	lsls	r3, r3, #3
 8004482:	440b      	add	r3, r1
 8004484:	3342      	adds	r3, #66	; 0x42
 8004486:	2200      	movs	r2, #0
 8004488:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800448a:	e039      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800448c:	78fa      	ldrb	r2, [r7, #3]
 800448e:	6879      	ldr	r1, [r7, #4]
 8004490:	4613      	mov	r3, r2
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	4413      	add	r3, r2
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	440b      	add	r3, r1
 800449a:	3342      	adds	r3, #66	; 0x42
 800449c:	2202      	movs	r2, #2
 800449e:	701a      	strb	r2, [r3, #0]
      break;
 80044a0:	e02e      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80044a2:	78fa      	ldrb	r2, [r7, #3]
 80044a4:	6879      	ldr	r1, [r7, #4]
 80044a6:	4613      	mov	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	4413      	add	r3, r2
 80044ac:	00db      	lsls	r3, r3, #3
 80044ae:	440b      	add	r3, r1
 80044b0:	3350      	adds	r3, #80	; 0x50
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d10a      	bne.n	80044ce <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80044b8:	78fa      	ldrb	r2, [r7, #3]
 80044ba:	6879      	ldr	r1, [r7, #4]
 80044bc:	4613      	mov	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	00db      	lsls	r3, r3, #3
 80044c4:	440b      	add	r3, r1
 80044c6:	3342      	adds	r3, #66	; 0x42
 80044c8:	2200      	movs	r2, #0
 80044ca:	701a      	strb	r2, [r3, #0]
      break;
 80044cc:	e018      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80044ce:	78fa      	ldrb	r2, [r7, #3]
 80044d0:	6879      	ldr	r1, [r7, #4]
 80044d2:	4613      	mov	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	4413      	add	r3, r2
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	440b      	add	r3, r1
 80044dc:	3342      	adds	r3, #66	; 0x42
 80044de:	2202      	movs	r2, #2
 80044e0:	701a      	strb	r2, [r3, #0]
      break;
 80044e2:	e00d      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80044e4:	78fa      	ldrb	r2, [r7, #3]
 80044e6:	6879      	ldr	r1, [r7, #4]
 80044e8:	4613      	mov	r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	4413      	add	r3, r2
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	440b      	add	r3, r1
 80044f2:	3342      	adds	r3, #66	; 0x42
 80044f4:	2200      	movs	r2, #0
 80044f6:	701a      	strb	r2, [r3, #0]
      break;
 80044f8:	e002      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 80044fa:	bf00      	nop
 80044fc:	e000      	b.n	8004500 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 80044fe:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004500:	78fa      	ldrb	r2, [r7, #3]
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	440b      	add	r3, r1
 800450e:	3344      	adds	r3, #68	; 0x44
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004514:	78fa      	ldrb	r2, [r7, #3]
 8004516:	8b39      	ldrh	r1, [r7, #24]
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	4613      	mov	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	4413      	add	r3, r2
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4403      	add	r3, r0
 8004524:	3348      	adds	r3, #72	; 0x48
 8004526:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004528:	78fa      	ldrb	r2, [r7, #3]
 800452a:	6879      	ldr	r1, [r7, #4]
 800452c:	4613      	mov	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	4413      	add	r3, r2
 8004532:	00db      	lsls	r3, r3, #3
 8004534:	440b      	add	r3, r1
 8004536:	335c      	adds	r3, #92	; 0x5c
 8004538:	2200      	movs	r2, #0
 800453a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800453c:	78fa      	ldrb	r2, [r7, #3]
 800453e:	6879      	ldr	r1, [r7, #4]
 8004540:	4613      	mov	r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	4413      	add	r3, r2
 8004546:	00db      	lsls	r3, r3, #3
 8004548:	440b      	add	r3, r1
 800454a:	334c      	adds	r3, #76	; 0x4c
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004550:	78fa      	ldrb	r2, [r7, #3]
 8004552:	6879      	ldr	r1, [r7, #4]
 8004554:	4613      	mov	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	4413      	add	r3, r2
 800455a:	00db      	lsls	r3, r3, #3
 800455c:	440b      	add	r3, r1
 800455e:	3339      	adds	r3, #57	; 0x39
 8004560:	78fa      	ldrb	r2, [r7, #3]
 8004562:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004564:	78fa      	ldrb	r2, [r7, #3]
 8004566:	6879      	ldr	r1, [r7, #4]
 8004568:	4613      	mov	r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	4413      	add	r3, r2
 800456e:	00db      	lsls	r3, r3, #3
 8004570:	440b      	add	r3, r1
 8004572:	335d      	adds	r3, #93	; 0x5d
 8004574:	2200      	movs	r2, #0
 8004576:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6818      	ldr	r0, [r3, #0]
 800457c:	78fa      	ldrb	r2, [r7, #3]
 800457e:	4613      	mov	r3, r2
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	4413      	add	r3, r2
 8004584:	00db      	lsls	r3, r3, #3
 8004586:	3338      	adds	r3, #56	; 0x38
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	4413      	add	r3, r2
 800458c:	4619      	mov	r1, r3
 800458e:	f004 f8bd 	bl	800870c <USB_HC_StartXfer>
 8004592:	4603      	mov	r3, r0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3708      	adds	r7, #8
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f003 fe73 	bl	800829e <USB_GetMode>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	f040 80f1 	bne.w	80047a2 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4618      	mov	r0, r3
 80045c6:	f003 fe57 	bl	8008278 <USB_ReadInterrupts>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f000 80e7 	beq.w	80047a0 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f003 fe4e 	bl	8008278 <USB_ReadInterrupts>
 80045dc:	4603      	mov	r3, r0
 80045de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80045e6:	d104      	bne.n	80045f2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80045f0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4618      	mov	r0, r3
 80045f8:	f003 fe3e 	bl	8008278 <USB_ReadInterrupts>
 80045fc:	4603      	mov	r3, r0
 80045fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004602:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004606:	d104      	bne.n	8004612 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004610:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4618      	mov	r0, r3
 8004618:	f003 fe2e 	bl	8008278 <USB_ReadInterrupts>
 800461c:	4603      	mov	r3, r0
 800461e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004622:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004626:	d104      	bne.n	8004632 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004630:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f003 fe1e 	bl	8008278 <USB_ReadInterrupts>
 800463c:	4603      	mov	r3, r0
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b02      	cmp	r3, #2
 8004644:	d103      	bne.n	800464e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	2202      	movs	r2, #2
 800464c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4618      	mov	r0, r3
 8004654:	f003 fe10 	bl	8008278 <USB_ReadInterrupts>
 8004658:	4603      	mov	r3, r0
 800465a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800465e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004662:	d117      	bne.n	8004694 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004672:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004676:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f005 fbfb 	bl	8009e74 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2101      	movs	r1, #1
 8004684:	4618      	mov	r0, r3
 8004686:	f003 fecb 	bl	8008420 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004692:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f003 fded 	bl	8008278 <USB_ReadInterrupts>
 800469e:	4603      	mov	r3, r0
 80046a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046a8:	d102      	bne.n	80046b0 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f001 f868 	bl	8005780 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4618      	mov	r0, r3
 80046b6:	f003 fddf 	bl	8008278 <USB_ReadInterrupts>
 80046ba:	4603      	mov	r3, r0
 80046bc:	f003 0308 	and.w	r3, r3, #8
 80046c0:	2b08      	cmp	r3, #8
 80046c2:	d106      	bne.n	80046d2 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f005 fbb9 	bl	8009e3c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2208      	movs	r2, #8
 80046d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f003 fdce 	bl	8008278 <USB_ReadInterrupts>
 80046dc:	4603      	mov	r3, r0
 80046de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80046e6:	d138      	bne.n	800475a <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4618      	mov	r0, r3
 80046ee:	f004 f90d 	bl	800890c <USB_HC_ReadInterrupt>
 80046f2:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80046f4:	2300      	movs	r3, #0
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	e025      	b.n	8004746 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f003 030f 	and.w	r3, r3, #15
 8004700:	68ba      	ldr	r2, [r7, #8]
 8004702:	fa22 f303 	lsr.w	r3, r2, r3
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	2b00      	cmp	r3, #0
 800470c:	d018      	beq.n	8004740 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	015a      	lsls	r2, r3, #5
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	4413      	add	r3, r2
 8004716:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004720:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004724:	d106      	bne.n	8004734 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	b2db      	uxtb	r3, r3
 800472a:	4619      	mov	r1, r3
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f8b3 	bl	8004898 <HCD_HC_IN_IRQHandler>
 8004732:	e005      	b.n	8004740 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	b2db      	uxtb	r3, r3
 8004738:	4619      	mov	r1, r3
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 fc1f 	bl	8004f7e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	3301      	adds	r3, #1
 8004744:	617b      	str	r3, [r7, #20]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	697a      	ldr	r2, [r7, #20]
 800474c:	429a      	cmp	r2, r3
 800474e:	d3d4      	bcc.n	80046fa <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004758:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4618      	mov	r0, r3
 8004760:	f003 fd8a 	bl	8008278 <USB_ReadInterrupts>
 8004764:	4603      	mov	r3, r0
 8004766:	f003 0310 	and.w	r3, r3, #16
 800476a:	2b10      	cmp	r3, #16
 800476c:	d101      	bne.n	8004772 <HAL_HCD_IRQHandler+0x1d6>
 800476e:	2301      	movs	r3, #1
 8004770:	e000      	b.n	8004774 <HAL_HCD_IRQHandler+0x1d8>
 8004772:	2300      	movs	r3, #0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d014      	beq.n	80047a2 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	699a      	ldr	r2, [r3, #24]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 0210 	bic.w	r2, r2, #16
 8004786:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 ff4d 	bl	8005628 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699a      	ldr	r2, [r3, #24]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f042 0210 	orr.w	r2, r2, #16
 800479c:	619a      	str	r2, [r3, #24]
 800479e:	e000      	b.n	80047a2 <HAL_HCD_IRQHandler+0x206>
      return;
 80047a0:	bf00      	nop
    }
  }
}
 80047a2:	3718      	adds	r7, #24
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d101      	bne.n	80047be <HAL_HCD_Start+0x16>
 80047ba:	2302      	movs	r3, #2
 80047bc:	e013      	b.n	80047e6 <HAL_HCD_Start+0x3e>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2201      	movs	r2, #1
 80047c2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4618      	mov	r0, r3
 80047cc:	f003 fc65 	bl	800809a <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2101      	movs	r1, #1
 80047d6:	4618      	mov	r0, r3
 80047d8:	f003 fe5c 	bl	8008494 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80047e4:	2300      	movs	r3, #0
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	b082      	sub	sp, #8
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d101      	bne.n	8004804 <HAL_HCD_Stop+0x16>
 8004800:	2302      	movs	r3, #2
 8004802:	e00d      	b.n	8004820 <HAL_HCD_Stop+0x32>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4618      	mov	r0, r3
 8004812:	f004 f98b 	bl	8008b2c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	460b      	mov	r3, r1
 8004832:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8004834:	78fa      	ldrb	r2, [r7, #3]
 8004836:	6879      	ldr	r1, [r7, #4]
 8004838:	4613      	mov	r3, r2
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	4413      	add	r3, r2
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	440b      	add	r3, r1
 8004842:	335c      	adds	r3, #92	; 0x5c
 8004844:	781b      	ldrb	r3, [r3, #0]
}
 8004846:	4618      	mov	r0, r3
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
 800485a:	460b      	mov	r3, r1
 800485c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800485e:	78fa      	ldrb	r2, [r7, #3]
 8004860:	6879      	ldr	r1, [r7, #4]
 8004862:	4613      	mov	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	4413      	add	r3, r2
 8004868:	00db      	lsls	r3, r3, #3
 800486a:	440b      	add	r3, r1
 800486c:	334c      	adds	r3, #76	; 0x4c
 800486e:	681b      	ldr	r3, [r3, #0]
}
 8004870:	4618      	mov	r0, r3
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4618      	mov	r0, r3
 800488a:	f003 fe3c 	bl	8008506 <USB_GetCurrentFrame>
 800488e:	4603      	mov	r3, r0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3708      	adds	r7, #8
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b086      	sub	sp, #24
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	460b      	mov	r3, r1
 80048a2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80048ae:	78fb      	ldrb	r3, [r7, #3]
 80048b0:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	015a      	lsls	r2, r3, #5
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4413      	add	r3, r2
 80048ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	f003 0304 	and.w	r3, r3, #4
 80048c4:	2b04      	cmp	r3, #4
 80048c6:	d119      	bne.n	80048fc <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	015a      	lsls	r2, r3, #5
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048d4:	461a      	mov	r2, r3
 80048d6:	2304      	movs	r3, #4
 80048d8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	015a      	lsls	r2, r3, #5
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	4413      	add	r3, r2
 80048e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	0151      	lsls	r1, r2, #5
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	440a      	add	r2, r1
 80048f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80048f4:	f043 0302 	orr.w	r3, r3, #2
 80048f8:	60d3      	str	r3, [r2, #12]
 80048fa:	e095      	b.n	8004a28 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	015a      	lsls	r2, r3, #5
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	4413      	add	r3, r2
 8004904:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f003 0320 	and.w	r3, r3, #32
 800490e:	2b20      	cmp	r3, #32
 8004910:	d109      	bne.n	8004926 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	015a      	lsls	r2, r3, #5
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	4413      	add	r3, r2
 800491a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800491e:	461a      	mov	r2, r3
 8004920:	2320      	movs	r3, #32
 8004922:	6093      	str	r3, [r2, #8]
 8004924:	e080      	b.n	8004a28 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	015a      	lsls	r2, r3, #5
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	4413      	add	r3, r2
 800492e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f003 0308 	and.w	r3, r3, #8
 8004938:	2b08      	cmp	r3, #8
 800493a:	d134      	bne.n	80049a6 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	015a      	lsls	r2, r3, #5
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	4413      	add	r3, r2
 8004944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	0151      	lsls	r1, r2, #5
 800494e:	693a      	ldr	r2, [r7, #16]
 8004950:	440a      	add	r2, r1
 8004952:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004956:	f043 0302 	orr.w	r3, r3, #2
 800495a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800495c:	6879      	ldr	r1, [r7, #4]
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	4613      	mov	r3, r2
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	4413      	add	r3, r2
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	440b      	add	r3, r1
 800496a:	335d      	adds	r3, #93	; 0x5d
 800496c:	2205      	movs	r2, #5
 800496e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	015a      	lsls	r2, r3, #5
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	4413      	add	r3, r2
 8004978:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800497c:	461a      	mov	r2, r3
 800497e:	2310      	movs	r3, #16
 8004980:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	015a      	lsls	r2, r3, #5
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	4413      	add	r3, r2
 800498a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800498e:	461a      	mov	r2, r3
 8004990:	2308      	movs	r3, #8
 8004992:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	b2d2      	uxtb	r2, r2
 800499c:	4611      	mov	r1, r2
 800499e:	4618      	mov	r0, r3
 80049a0:	f003 ffc5 	bl	800892e <USB_HC_Halt>
 80049a4:	e040      	b.n	8004a28 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	015a      	lsls	r2, r3, #5
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	4413      	add	r3, r2
 80049ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049bc:	d134      	bne.n	8004a28 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	015a      	lsls	r2, r3, #5
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	4413      	add	r3, r2
 80049c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	0151      	lsls	r1, r2, #5
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	440a      	add	r2, r1
 80049d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80049d8:	f043 0302 	orr.w	r3, r3, #2
 80049dc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	b2d2      	uxtb	r2, r2
 80049e6:	4611      	mov	r1, r2
 80049e8:	4618      	mov	r0, r3
 80049ea:	f003 ffa0 	bl	800892e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	015a      	lsls	r2, r3, #5
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	4413      	add	r3, r2
 80049f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049fa:	461a      	mov	r2, r3
 80049fc:	2310      	movs	r3, #16
 80049fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004a00:	6879      	ldr	r1, [r7, #4]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	4613      	mov	r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4413      	add	r3, r2
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	440b      	add	r3, r1
 8004a0e:	335d      	adds	r3, #93	; 0x5d
 8004a10:	2208      	movs	r2, #8
 8004a12:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	015a      	lsls	r2, r3, #5
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a20:	461a      	mov	r2, r3
 8004a22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a26:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	015a      	lsls	r2, r3, #5
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	4413      	add	r3, r2
 8004a30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a3e:	d122      	bne.n	8004a86 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	015a      	lsls	r2, r3, #5
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	4413      	add	r3, r2
 8004a48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	0151      	lsls	r1, r2, #5
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	440a      	add	r2, r1
 8004a56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004a5a:	f043 0302 	orr.w	r3, r3, #2
 8004a5e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	4611      	mov	r1, r2
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f003 ff5f 	bl	800892e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	015a      	lsls	r2, r3, #5
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	4413      	add	r3, r2
 8004a78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a82:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004a84:	e277      	b.n	8004f76 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	015a      	lsls	r2, r3, #5
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	f040 80a1 	bne.w	8004be0 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8004a9e:	6879      	ldr	r1, [r7, #4]
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	4413      	add	r3, r2
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	440b      	add	r3, r1
 8004aac:	335d      	adds	r3, #93	; 0x5d
 8004aae:	2201      	movs	r2, #1
 8004ab0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004ab2:	6879      	ldr	r1, [r7, #4]
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4413      	add	r3, r2
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	440b      	add	r3, r1
 8004ac0:	3358      	adds	r3, #88	; 0x58
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	015a      	lsls	r2, r3, #5
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	4413      	add	r3, r2
 8004ace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004ad8:	6879      	ldr	r1, [r7, #4]
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	4613      	mov	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4413      	add	r3, r2
 8004ae2:	00db      	lsls	r3, r3, #3
 8004ae4:	440b      	add	r3, r1
 8004ae6:	333f      	adds	r3, #63	; 0x3f
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00a      	beq.n	8004b04 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004aee:	6879      	ldr	r1, [r7, #4]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	4613      	mov	r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	4413      	add	r3, r2
 8004af8:	00db      	lsls	r3, r3, #3
 8004afa:	440b      	add	r3, r1
 8004afc:	333f      	adds	r3, #63	; 0x3f
 8004afe:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d121      	bne.n	8004b48 <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	015a      	lsls	r2, r3, #5
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	0151      	lsls	r1, r2, #5
 8004b16:	693a      	ldr	r2, [r7, #16]
 8004b18:	440a      	add	r2, r1
 8004b1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b1e:	f043 0302 	orr.w	r3, r3, #2
 8004b22:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68fa      	ldr	r2, [r7, #12]
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	4611      	mov	r1, r2
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f003 fefd 	bl	800892e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	015a      	lsls	r2, r3, #5
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b40:	461a      	mov	r2, r3
 8004b42:	2310      	movs	r3, #16
 8004b44:	6093      	str	r3, [r2, #8]
 8004b46:	e034      	b.n	8004bb2 <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004b48:	6879      	ldr	r1, [r7, #4]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	4413      	add	r3, r2
 8004b52:	00db      	lsls	r3, r3, #3
 8004b54:	440b      	add	r3, r1
 8004b56:	333f      	adds	r3, #63	; 0x3f
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	2b03      	cmp	r3, #3
 8004b5c:	d129      	bne.n	8004bb2 <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	015a      	lsls	r2, r3, #5
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	4413      	add	r3, r2
 8004b66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	0151      	lsls	r1, r2, #5
 8004b70:	693a      	ldr	r2, [r7, #16]
 8004b72:	440a      	add	r2, r1
 8004b74:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b78:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004b7c:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004b7e:	6879      	ldr	r1, [r7, #4]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	4613      	mov	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	4413      	add	r3, r2
 8004b88:	00db      	lsls	r3, r3, #3
 8004b8a:	440b      	add	r3, r1
 8004b8c:	335c      	adds	r3, #92	; 0x5c
 8004b8e:	2201      	movs	r2, #1
 8004b90:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	b2d8      	uxtb	r0, r3
 8004b96:	6879      	ldr	r1, [r7, #4]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	4413      	add	r3, r2
 8004ba0:	00db      	lsls	r3, r3, #3
 8004ba2:	440b      	add	r3, r1
 8004ba4:	335c      	adds	r3, #92	; 0x5c
 8004ba6:	781b      	ldrb	r3, [r3, #0]
 8004ba8:	461a      	mov	r2, r3
 8004baa:	4601      	mov	r1, r0
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f005 f96f 	bl	8009e90 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8004bb2:	6879      	ldr	r1, [r7, #4]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4413      	add	r3, r2
 8004bbc:	00db      	lsls	r3, r3, #3
 8004bbe:	440b      	add	r3, r1
 8004bc0:	3350      	adds	r3, #80	; 0x50
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	f083 0301 	eor.w	r3, r3, #1
 8004bc8:	b2d8      	uxtb	r0, r3
 8004bca:	6879      	ldr	r1, [r7, #4]
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	4413      	add	r3, r2
 8004bd4:	00db      	lsls	r3, r3, #3
 8004bd6:	440b      	add	r3, r1
 8004bd8:	3350      	adds	r3, #80	; 0x50
 8004bda:	4602      	mov	r2, r0
 8004bdc:	701a      	strb	r2, [r3, #0]
}
 8004bde:	e1ca      	b.n	8004f76 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	015a      	lsls	r2, r3, #5
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	4413      	add	r3, r2
 8004be8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	f040 80f1 	bne.w	8004dda <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	015a      	lsls	r2, r3, #5
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	4413      	add	r3, r2
 8004c00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	0151      	lsls	r1, r2, #5
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	440a      	add	r2, r1
 8004c0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c12:	f023 0302 	bic.w	r3, r3, #2
 8004c16:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004c18:	6879      	ldr	r1, [r7, #4]
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	4413      	add	r3, r2
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	440b      	add	r3, r1
 8004c26:	335d      	adds	r3, #93	; 0x5d
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d10a      	bne.n	8004c44 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004c2e:	6879      	ldr	r1, [r7, #4]
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	4613      	mov	r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	4413      	add	r3, r2
 8004c38:	00db      	lsls	r3, r3, #3
 8004c3a:	440b      	add	r3, r1
 8004c3c:	335c      	adds	r3, #92	; 0x5c
 8004c3e:	2201      	movs	r2, #1
 8004c40:	701a      	strb	r2, [r3, #0]
 8004c42:	e0b0      	b.n	8004da6 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004c44:	6879      	ldr	r1, [r7, #4]
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	4413      	add	r3, r2
 8004c4e:	00db      	lsls	r3, r3, #3
 8004c50:	440b      	add	r3, r1
 8004c52:	335d      	adds	r3, #93	; 0x5d
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	2b05      	cmp	r3, #5
 8004c58:	d10a      	bne.n	8004c70 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004c5a:	6879      	ldr	r1, [r7, #4]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	4413      	add	r3, r2
 8004c64:	00db      	lsls	r3, r3, #3
 8004c66:	440b      	add	r3, r1
 8004c68:	335c      	adds	r3, #92	; 0x5c
 8004c6a:	2205      	movs	r2, #5
 8004c6c:	701a      	strb	r2, [r3, #0]
 8004c6e:	e09a      	b.n	8004da6 <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004c70:	6879      	ldr	r1, [r7, #4]
 8004c72:	68fa      	ldr	r2, [r7, #12]
 8004c74:	4613      	mov	r3, r2
 8004c76:	009b      	lsls	r3, r3, #2
 8004c78:	4413      	add	r3, r2
 8004c7a:	00db      	lsls	r3, r3, #3
 8004c7c:	440b      	add	r3, r1
 8004c7e:	335d      	adds	r3, #93	; 0x5d
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	2b06      	cmp	r3, #6
 8004c84:	d00a      	beq.n	8004c9c <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004c86:	6879      	ldr	r1, [r7, #4]
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	009b      	lsls	r3, r3, #2
 8004c8e:	4413      	add	r3, r2
 8004c90:	00db      	lsls	r3, r3, #3
 8004c92:	440b      	add	r3, r1
 8004c94:	335d      	adds	r3, #93	; 0x5d
 8004c96:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d156      	bne.n	8004d4a <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 8004c9c:	6879      	ldr	r1, [r7, #4]
 8004c9e:	68fa      	ldr	r2, [r7, #12]
 8004ca0:	4613      	mov	r3, r2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	4413      	add	r3, r2
 8004ca6:	00db      	lsls	r3, r3, #3
 8004ca8:	440b      	add	r3, r1
 8004caa:	3358      	adds	r3, #88	; 0x58
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	1c59      	adds	r1, r3, #1
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	68fa      	ldr	r2, [r7, #12]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	4413      	add	r3, r2
 8004cba:	00db      	lsls	r3, r3, #3
 8004cbc:	4403      	add	r3, r0
 8004cbe:	3358      	adds	r3, #88	; 0x58
 8004cc0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004cc2:	6879      	ldr	r1, [r7, #4]
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	4413      	add	r3, r2
 8004ccc:	00db      	lsls	r3, r3, #3
 8004cce:	440b      	add	r3, r1
 8004cd0:	3358      	adds	r3, #88	; 0x58
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2b03      	cmp	r3, #3
 8004cd6:	d914      	bls.n	8004d02 <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004cd8:	6879      	ldr	r1, [r7, #4]
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	4413      	add	r3, r2
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	440b      	add	r3, r1
 8004ce6:	3358      	adds	r3, #88	; 0x58
 8004ce8:	2200      	movs	r2, #0
 8004cea:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004cec:	6879      	ldr	r1, [r7, #4]
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	440b      	add	r3, r1
 8004cfa:	335c      	adds	r3, #92	; 0x5c
 8004cfc:	2204      	movs	r2, #4
 8004cfe:	701a      	strb	r2, [r3, #0]
 8004d00:	e009      	b.n	8004d16 <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004d02:	6879      	ldr	r1, [r7, #4]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	4613      	mov	r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	4413      	add	r3, r2
 8004d0c:	00db      	lsls	r3, r3, #3
 8004d0e:	440b      	add	r3, r1
 8004d10:	335c      	adds	r3, #92	; 0x5c
 8004d12:	2202      	movs	r2, #2
 8004d14:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	015a      	lsls	r2, r3, #5
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004d2c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004d34:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	015a      	lsls	r2, r3, #5
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d42:	461a      	mov	r2, r3
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	6013      	str	r3, [r2, #0]
 8004d48:	e02d      	b.n	8004da6 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004d4a:	6879      	ldr	r1, [r7, #4]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	4413      	add	r3, r2
 8004d54:	00db      	lsls	r3, r3, #3
 8004d56:	440b      	add	r3, r1
 8004d58:	335d      	adds	r3, #93	; 0x5d
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	2b03      	cmp	r3, #3
 8004d5e:	d122      	bne.n	8004da6 <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004d60:	6879      	ldr	r1, [r7, #4]
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	4613      	mov	r3, r2
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	4413      	add	r3, r2
 8004d6a:	00db      	lsls	r3, r3, #3
 8004d6c:	440b      	add	r3, r1
 8004d6e:	335c      	adds	r3, #92	; 0x5c
 8004d70:	2202      	movs	r2, #2
 8004d72:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	015a      	lsls	r2, r3, #5
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004d8a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004d92:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004da0:	461a      	mov	r2, r3
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	015a      	lsls	r2, r3, #5
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	4413      	add	r3, r2
 8004dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004db2:	461a      	mov	r2, r3
 8004db4:	2302      	movs	r3, #2
 8004db6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	b2d8      	uxtb	r0, r3
 8004dbc:	6879      	ldr	r1, [r7, #4]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	4413      	add	r3, r2
 8004dc6:	00db      	lsls	r3, r3, #3
 8004dc8:	440b      	add	r3, r1
 8004dca:	335c      	adds	r3, #92	; 0x5c
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	461a      	mov	r2, r3
 8004dd0:	4601      	mov	r1, r0
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f005 f85c 	bl	8009e90 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004dd8:	e0cd      	b.n	8004f76 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	015a      	lsls	r2, r3, #5
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	4413      	add	r3, r2
 8004de2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dec:	2b80      	cmp	r3, #128	; 0x80
 8004dee:	d13e      	bne.n	8004e6e <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	4413      	add	r3, r2
 8004df8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	68fa      	ldr	r2, [r7, #12]
 8004e00:	0151      	lsls	r1, r2, #5
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	440a      	add	r2, r1
 8004e06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e0a:	f043 0302 	orr.w	r3, r3, #2
 8004e0e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8004e10:	6879      	ldr	r1, [r7, #4]
 8004e12:	68fa      	ldr	r2, [r7, #12]
 8004e14:	4613      	mov	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	4413      	add	r3, r2
 8004e1a:	00db      	lsls	r3, r3, #3
 8004e1c:	440b      	add	r3, r1
 8004e1e:	3358      	adds	r3, #88	; 0x58
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	1c59      	adds	r1, r3, #1
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	00db      	lsls	r3, r3, #3
 8004e30:	4403      	add	r3, r0
 8004e32:	3358      	adds	r3, #88	; 0x58
 8004e34:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004e36:	6879      	ldr	r1, [r7, #4]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	4413      	add	r3, r2
 8004e40:	00db      	lsls	r3, r3, #3
 8004e42:	440b      	add	r3, r1
 8004e44:	335d      	adds	r3, #93	; 0x5d
 8004e46:	2206      	movs	r2, #6
 8004e48:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	b2d2      	uxtb	r2, r2
 8004e52:	4611      	mov	r1, r2
 8004e54:	4618      	mov	r0, r3
 8004e56:	f003 fd6a 	bl	800892e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	015a      	lsls	r2, r3, #5
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	4413      	add	r3, r2
 8004e62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e66:	461a      	mov	r2, r3
 8004e68:	2380      	movs	r3, #128	; 0x80
 8004e6a:	6093      	str	r3, [r2, #8]
}
 8004e6c:	e083      	b.n	8004f76 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	015a      	lsls	r2, r3, #5
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	4413      	add	r3, r2
 8004e76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f003 0310 	and.w	r3, r3, #16
 8004e80:	2b10      	cmp	r3, #16
 8004e82:	d178      	bne.n	8004f76 <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8004e84:	6879      	ldr	r1, [r7, #4]
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	4413      	add	r3, r2
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	440b      	add	r3, r1
 8004e92:	333f      	adds	r3, #63	; 0x3f
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2b03      	cmp	r3, #3
 8004e98:	d122      	bne.n	8004ee0 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004e9a:	6879      	ldr	r1, [r7, #4]
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4413      	add	r3, r2
 8004ea4:	00db      	lsls	r3, r3, #3
 8004ea6:	440b      	add	r3, r1
 8004ea8:	3358      	adds	r3, #88	; 0x58
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	015a      	lsls	r2, r3, #5
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	0151      	lsls	r1, r2, #5
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	440a      	add	r2, r1
 8004ec4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ec8:	f043 0302 	orr.w	r3, r3, #2
 8004ecc:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	b2d2      	uxtb	r2, r2
 8004ed6:	4611      	mov	r1, r2
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f003 fd28 	bl	800892e <USB_HC_Halt>
 8004ede:	e041      	b.n	8004f64 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004ee0:	6879      	ldr	r1, [r7, #4]
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	4413      	add	r3, r2
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	440b      	add	r3, r1
 8004eee:	333f      	adds	r3, #63	; 0x3f
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004ef6:	6879      	ldr	r1, [r7, #4]
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	4613      	mov	r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4413      	add	r3, r2
 8004f00:	00db      	lsls	r3, r3, #3
 8004f02:	440b      	add	r3, r1
 8004f04:	333f      	adds	r3, #63	; 0x3f
 8004f06:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d12b      	bne.n	8004f64 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004f0c:	6879      	ldr	r1, [r7, #4]
 8004f0e:	68fa      	ldr	r2, [r7, #12]
 8004f10:	4613      	mov	r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	4413      	add	r3, r2
 8004f16:	00db      	lsls	r3, r3, #3
 8004f18:	440b      	add	r3, r1
 8004f1a:	3358      	adds	r3, #88	; 0x58
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 8004f20:	6879      	ldr	r1, [r7, #4]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	4613      	mov	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4413      	add	r3, r2
 8004f2a:	00db      	lsls	r3, r3, #3
 8004f2c:	440b      	add	r3, r1
 8004f2e:	335d      	adds	r3, #93	; 0x5d
 8004f30:	2203      	movs	r2, #3
 8004f32:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	015a      	lsls	r2, r3, #5
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	0151      	lsls	r1, r2, #5
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	440a      	add	r2, r1
 8004f4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f4e:	f043 0302 	orr.w	r3, r3, #2
 8004f52:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68fa      	ldr	r2, [r7, #12]
 8004f5a:	b2d2      	uxtb	r2, r2
 8004f5c:	4611      	mov	r1, r2
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f003 fce5 	bl	800892e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	015a      	lsls	r2, r3, #5
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f70:	461a      	mov	r2, r3
 8004f72:	2310      	movs	r3, #16
 8004f74:	6093      	str	r3, [r2, #8]
}
 8004f76:	bf00      	nop
 8004f78:	3718      	adds	r7, #24
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b086      	sub	sp, #24
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	6078      	str	r0, [r7, #4]
 8004f86:	460b      	mov	r3, r1
 8004f88:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8004f94:	78fb      	ldrb	r3, [r7, #3]
 8004f96:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	015a      	lsls	r2, r3, #5
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f003 0304 	and.w	r3, r3, #4
 8004faa:	2b04      	cmp	r3, #4
 8004fac:	d119      	bne.n	8004fe2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	015a      	lsls	r2, r3, #5
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fba:	461a      	mov	r2, r3
 8004fbc:	2304      	movs	r3, #4
 8004fbe:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	015a      	lsls	r2, r3, #5
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	4413      	add	r3, r2
 8004fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	0151      	lsls	r1, r2, #5
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	440a      	add	r2, r1
 8004fd6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fda:	f043 0302 	orr.w	r3, r3, #2
 8004fde:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8004fe0:	e31e      	b.n	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	015a      	lsls	r2, r3, #5
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	4413      	add	r3, r2
 8004fea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f003 0320 	and.w	r3, r3, #32
 8004ff4:	2b20      	cmp	r3, #32
 8004ff6:	d141      	bne.n	800507c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	015a      	lsls	r2, r3, #5
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005004:	461a      	mov	r2, r3
 8005006:	2320      	movs	r3, #32
 8005008:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800500a:	6879      	ldr	r1, [r7, #4]
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	4613      	mov	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4413      	add	r3, r2
 8005014:	00db      	lsls	r3, r3, #3
 8005016:	440b      	add	r3, r1
 8005018:	333d      	adds	r3, #61	; 0x3d
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	2b01      	cmp	r3, #1
 800501e:	f040 82ff 	bne.w	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 8005022:	6879      	ldr	r1, [r7, #4]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	4613      	mov	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	4413      	add	r3, r2
 800502c:	00db      	lsls	r3, r3, #3
 800502e:	440b      	add	r3, r1
 8005030:	333d      	adds	r3, #61	; 0x3d
 8005032:	2200      	movs	r2, #0
 8005034:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005036:	6879      	ldr	r1, [r7, #4]
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	4613      	mov	r3, r2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	4413      	add	r3, r2
 8005040:	00db      	lsls	r3, r3, #3
 8005042:	440b      	add	r3, r1
 8005044:	335c      	adds	r3, #92	; 0x5c
 8005046:	2202      	movs	r2, #2
 8005048:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	015a      	lsls	r2, r3, #5
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	4413      	add	r3, r2
 8005052:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	0151      	lsls	r1, r2, #5
 800505c:	693a      	ldr	r2, [r7, #16]
 800505e:	440a      	add	r2, r1
 8005060:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005064:	f043 0302 	orr.w	r3, r3, #2
 8005068:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	b2d2      	uxtb	r2, r2
 8005072:	4611      	mov	r1, r2
 8005074:	4618      	mov	r0, r3
 8005076:	f003 fc5a 	bl	800892e <USB_HC_Halt>
}
 800507a:	e2d1      	b.n	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	015a      	lsls	r2, r3, #5
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	4413      	add	r3, r2
 8005084:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800508e:	2b40      	cmp	r3, #64	; 0x40
 8005090:	d13f      	bne.n	8005112 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8005092:	6879      	ldr	r1, [r7, #4]
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	4613      	mov	r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4413      	add	r3, r2
 800509c:	00db      	lsls	r3, r3, #3
 800509e:	440b      	add	r3, r1
 80050a0:	335d      	adds	r3, #93	; 0x5d
 80050a2:	2204      	movs	r2, #4
 80050a4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80050a6:	6879      	ldr	r1, [r7, #4]
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	4613      	mov	r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	4413      	add	r3, r2
 80050b0:	00db      	lsls	r3, r3, #3
 80050b2:	440b      	add	r3, r1
 80050b4:	333d      	adds	r3, #61	; 0x3d
 80050b6:	2201      	movs	r2, #1
 80050b8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80050ba:	6879      	ldr	r1, [r7, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	4613      	mov	r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	4413      	add	r3, r2
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	440b      	add	r3, r1
 80050c8:	3358      	adds	r3, #88	; 0x58
 80050ca:	2200      	movs	r2, #0
 80050cc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	015a      	lsls	r2, r3, #5
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	4413      	add	r3, r2
 80050d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050da:	68db      	ldr	r3, [r3, #12]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	0151      	lsls	r1, r2, #5
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	440a      	add	r2, r1
 80050e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050e8:	f043 0302 	orr.w	r3, r3, #2
 80050ec:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	b2d2      	uxtb	r2, r2
 80050f6:	4611      	mov	r1, r2
 80050f8:	4618      	mov	r0, r3
 80050fa:	f003 fc18 	bl	800892e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	015a      	lsls	r2, r3, #5
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	4413      	add	r3, r2
 8005106:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800510a:	461a      	mov	r2, r3
 800510c:	2340      	movs	r3, #64	; 0x40
 800510e:	6093      	str	r3, [r2, #8]
}
 8005110:	e286      	b.n	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	015a      	lsls	r2, r3, #5
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	4413      	add	r3, r2
 800511a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005124:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005128:	d122      	bne.n	8005170 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	015a      	lsls	r2, r3, #5
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	4413      	add	r3, r2
 8005132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005136:	68db      	ldr	r3, [r3, #12]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	0151      	lsls	r1, r2, #5
 800513c:	693a      	ldr	r2, [r7, #16]
 800513e:	440a      	add	r2, r1
 8005140:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005144:	f043 0302 	orr.w	r3, r3, #2
 8005148:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	b2d2      	uxtb	r2, r2
 8005152:	4611      	mov	r1, r2
 8005154:	4618      	mov	r0, r3
 8005156:	f003 fbea 	bl	800892e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	015a      	lsls	r2, r3, #5
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4413      	add	r3, r2
 8005162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005166:	461a      	mov	r2, r3
 8005168:	f44f 7300 	mov.w	r3, #512	; 0x200
 800516c:	6093      	str	r3, [r2, #8]
}
 800516e:	e257      	b.n	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	015a      	lsls	r2, r3, #5
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	4413      	add	r3, r2
 8005178:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b01      	cmp	r3, #1
 8005184:	d135      	bne.n	80051f2 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005186:	6879      	ldr	r1, [r7, #4]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	4613      	mov	r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	4413      	add	r3, r2
 8005190:	00db      	lsls	r3, r3, #3
 8005192:	440b      	add	r3, r1
 8005194:	3358      	adds	r3, #88	; 0x58
 8005196:	2200      	movs	r2, #0
 8005198:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	015a      	lsls	r2, r3, #5
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	4413      	add	r3, r2
 80051a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	0151      	lsls	r1, r2, #5
 80051ac:	693a      	ldr	r2, [r7, #16]
 80051ae:	440a      	add	r2, r1
 80051b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051b4:	f043 0302 	orr.w	r3, r3, #2
 80051b8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	b2d2      	uxtb	r2, r2
 80051c2:	4611      	mov	r1, r2
 80051c4:	4618      	mov	r0, r3
 80051c6:	f003 fbb2 	bl	800892e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	015a      	lsls	r2, r3, #5
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	4413      	add	r3, r2
 80051d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051d6:	461a      	mov	r2, r3
 80051d8:	2301      	movs	r3, #1
 80051da:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80051dc:	6879      	ldr	r1, [r7, #4]
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	4613      	mov	r3, r2
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	4413      	add	r3, r2
 80051e6:	00db      	lsls	r3, r3, #3
 80051e8:	440b      	add	r3, r1
 80051ea:	335d      	adds	r3, #93	; 0x5d
 80051ec:	2201      	movs	r2, #1
 80051ee:	701a      	strb	r2, [r3, #0]
}
 80051f0:	e216      	b.n	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	015a      	lsls	r2, r3, #5
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	4413      	add	r3, r2
 80051fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 0308 	and.w	r3, r3, #8
 8005204:	2b08      	cmp	r3, #8
 8005206:	d12b      	bne.n	8005260 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	015a      	lsls	r2, r3, #5
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	4413      	add	r3, r2
 8005210:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005214:	461a      	mov	r2, r3
 8005216:	2308      	movs	r3, #8
 8005218:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	015a      	lsls	r2, r3, #5
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	4413      	add	r3, r2
 8005222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	0151      	lsls	r1, r2, #5
 800522c:	693a      	ldr	r2, [r7, #16]
 800522e:	440a      	add	r2, r1
 8005230:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005234:	f043 0302 	orr.w	r3, r3, #2
 8005238:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	b2d2      	uxtb	r2, r2
 8005242:	4611      	mov	r1, r2
 8005244:	4618      	mov	r0, r3
 8005246:	f003 fb72 	bl	800892e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800524a:	6879      	ldr	r1, [r7, #4]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	4613      	mov	r3, r2
 8005250:	009b      	lsls	r3, r3, #2
 8005252:	4413      	add	r3, r2
 8005254:	00db      	lsls	r3, r3, #3
 8005256:	440b      	add	r3, r1
 8005258:	335d      	adds	r3, #93	; 0x5d
 800525a:	2205      	movs	r2, #5
 800525c:	701a      	strb	r2, [r3, #0]
}
 800525e:	e1df      	b.n	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	015a      	lsls	r2, r3, #5
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	4413      	add	r3, r2
 8005268:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	f003 0310 	and.w	r3, r3, #16
 8005272:	2b10      	cmp	r3, #16
 8005274:	d135      	bne.n	80052e2 <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005276:	6879      	ldr	r1, [r7, #4]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	4613      	mov	r3, r2
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	00db      	lsls	r3, r3, #3
 8005282:	440b      	add	r3, r1
 8005284:	3358      	adds	r3, #88	; 0x58
 8005286:	2200      	movs	r2, #0
 8005288:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800528a:	6879      	ldr	r1, [r7, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4613      	mov	r3, r2
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	4413      	add	r3, r2
 8005294:	00db      	lsls	r3, r3, #3
 8005296:	440b      	add	r3, r1
 8005298:	335d      	adds	r3, #93	; 0x5d
 800529a:	2203      	movs	r2, #3
 800529c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	015a      	lsls	r2, r3, #5
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	4413      	add	r3, r2
 80052a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	0151      	lsls	r1, r2, #5
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	440a      	add	r2, r1
 80052b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052b8:	f043 0302 	orr.w	r3, r3, #2
 80052bc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	b2d2      	uxtb	r2, r2
 80052c6:	4611      	mov	r1, r2
 80052c8:	4618      	mov	r0, r3
 80052ca:	f003 fb30 	bl	800892e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	015a      	lsls	r2, r3, #5
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	4413      	add	r3, r2
 80052d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052da:	461a      	mov	r2, r3
 80052dc:	2310      	movs	r3, #16
 80052de:	6093      	str	r3, [r2, #8]
}
 80052e0:	e19e      	b.n	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	015a      	lsls	r2, r3, #5
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	4413      	add	r3, r2
 80052ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f4:	2b80      	cmp	r3, #128	; 0x80
 80052f6:	d12b      	bne.n	8005350 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	015a      	lsls	r2, r3, #5
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	4413      	add	r3, r2
 8005300:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	0151      	lsls	r1, r2, #5
 800530a:	693a      	ldr	r2, [r7, #16]
 800530c:	440a      	add	r2, r1
 800530e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005312:	f043 0302 	orr.w	r3, r3, #2
 8005316:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	b2d2      	uxtb	r2, r2
 8005320:	4611      	mov	r1, r2
 8005322:	4618      	mov	r0, r3
 8005324:	f003 fb03 	bl	800892e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005328:	6879      	ldr	r1, [r7, #4]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	4613      	mov	r3, r2
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4413      	add	r3, r2
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	440b      	add	r3, r1
 8005336:	335d      	adds	r3, #93	; 0x5d
 8005338:	2206      	movs	r2, #6
 800533a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	015a      	lsls	r2, r3, #5
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	4413      	add	r3, r2
 8005344:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005348:	461a      	mov	r2, r3
 800534a:	2380      	movs	r3, #128	; 0x80
 800534c:	6093      	str	r3, [r2, #8]
}
 800534e:	e167      	b.n	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	015a      	lsls	r2, r3, #5
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	4413      	add	r3, r2
 8005358:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800535c:	689b      	ldr	r3, [r3, #8]
 800535e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005366:	d135      	bne.n	80053d4 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	015a      	lsls	r2, r3, #5
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	4413      	add	r3, r2
 8005370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	68fa      	ldr	r2, [r7, #12]
 8005378:	0151      	lsls	r1, r2, #5
 800537a:	693a      	ldr	r2, [r7, #16]
 800537c:	440a      	add	r2, r1
 800537e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005382:	f043 0302 	orr.w	r3, r3, #2
 8005386:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	b2d2      	uxtb	r2, r2
 8005390:	4611      	mov	r1, r2
 8005392:	4618      	mov	r0, r3
 8005394:	f003 facb 	bl	800892e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	015a      	lsls	r2, r3, #5
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	4413      	add	r3, r2
 80053a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a4:	461a      	mov	r2, r3
 80053a6:	2310      	movs	r3, #16
 80053a8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	015a      	lsls	r2, r3, #5
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	4413      	add	r3, r2
 80053b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053b6:	461a      	mov	r2, r3
 80053b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80053be:	6879      	ldr	r1, [r7, #4]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4613      	mov	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	4413      	add	r3, r2
 80053c8:	00db      	lsls	r3, r3, #3
 80053ca:	440b      	add	r3, r1
 80053cc:	335d      	adds	r3, #93	; 0x5d
 80053ce:	2208      	movs	r2, #8
 80053d0:	701a      	strb	r2, [r3, #0]
}
 80053d2:	e125      	b.n	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	015a      	lsls	r2, r3, #5
 80053d8:	693b      	ldr	r3, [r7, #16]
 80053da:	4413      	add	r3, r2
 80053dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	f040 811a 	bne.w	8005620 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	015a      	lsls	r2, r3, #5
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	4413      	add	r3, r2
 80053f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	0151      	lsls	r1, r2, #5
 80053fe:	693a      	ldr	r2, [r7, #16]
 8005400:	440a      	add	r2, r1
 8005402:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005406:	f023 0302 	bic.w	r3, r3, #2
 800540a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800540c:	6879      	ldr	r1, [r7, #4]
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	4613      	mov	r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	4413      	add	r3, r2
 8005416:	00db      	lsls	r3, r3, #3
 8005418:	440b      	add	r3, r1
 800541a:	335d      	adds	r3, #93	; 0x5d
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d137      	bne.n	8005492 <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005422:	6879      	ldr	r1, [r7, #4]
 8005424:	68fa      	ldr	r2, [r7, #12]
 8005426:	4613      	mov	r3, r2
 8005428:	009b      	lsls	r3, r3, #2
 800542a:	4413      	add	r3, r2
 800542c:	00db      	lsls	r3, r3, #3
 800542e:	440b      	add	r3, r1
 8005430:	335c      	adds	r3, #92	; 0x5c
 8005432:	2201      	movs	r2, #1
 8005434:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	4613      	mov	r3, r2
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	4413      	add	r3, r2
 8005440:	00db      	lsls	r3, r3, #3
 8005442:	440b      	add	r3, r1
 8005444:	333f      	adds	r3, #63	; 0x3f
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	2b02      	cmp	r3, #2
 800544a:	d00b      	beq.n	8005464 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800544c:	6879      	ldr	r1, [r7, #4]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	4613      	mov	r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	4413      	add	r3, r2
 8005456:	00db      	lsls	r3, r3, #3
 8005458:	440b      	add	r3, r1
 800545a:	333f      	adds	r3, #63	; 0x3f
 800545c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800545e:	2b03      	cmp	r3, #3
 8005460:	f040 80c5 	bne.w	80055ee <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8005464:	6879      	ldr	r1, [r7, #4]
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	4613      	mov	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4413      	add	r3, r2
 800546e:	00db      	lsls	r3, r3, #3
 8005470:	440b      	add	r3, r1
 8005472:	3351      	adds	r3, #81	; 0x51
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	f083 0301 	eor.w	r3, r3, #1
 800547a:	b2d8      	uxtb	r0, r3
 800547c:	6879      	ldr	r1, [r7, #4]
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	4613      	mov	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4413      	add	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	440b      	add	r3, r1
 800548a:	3351      	adds	r3, #81	; 0x51
 800548c:	4602      	mov	r2, r0
 800548e:	701a      	strb	r2, [r3, #0]
 8005490:	e0ad      	b.n	80055ee <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005492:	6879      	ldr	r1, [r7, #4]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	4613      	mov	r3, r2
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	4413      	add	r3, r2
 800549c:	00db      	lsls	r3, r3, #3
 800549e:	440b      	add	r3, r1
 80054a0:	335d      	adds	r3, #93	; 0x5d
 80054a2:	781b      	ldrb	r3, [r3, #0]
 80054a4:	2b03      	cmp	r3, #3
 80054a6:	d10a      	bne.n	80054be <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80054a8:	6879      	ldr	r1, [r7, #4]
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	4613      	mov	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4413      	add	r3, r2
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	440b      	add	r3, r1
 80054b6:	335c      	adds	r3, #92	; 0x5c
 80054b8:	2202      	movs	r2, #2
 80054ba:	701a      	strb	r2, [r3, #0]
 80054bc:	e097      	b.n	80055ee <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4613      	mov	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	4413      	add	r3, r2
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	440b      	add	r3, r1
 80054cc:	335d      	adds	r3, #93	; 0x5d
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	2b04      	cmp	r3, #4
 80054d2:	d10a      	bne.n	80054ea <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80054d4:	6879      	ldr	r1, [r7, #4]
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	4613      	mov	r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	4413      	add	r3, r2
 80054de:	00db      	lsls	r3, r3, #3
 80054e0:	440b      	add	r3, r1
 80054e2:	335c      	adds	r3, #92	; 0x5c
 80054e4:	2202      	movs	r2, #2
 80054e6:	701a      	strb	r2, [r3, #0]
 80054e8:	e081      	b.n	80055ee <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80054ea:	6879      	ldr	r1, [r7, #4]
 80054ec:	68fa      	ldr	r2, [r7, #12]
 80054ee:	4613      	mov	r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	4413      	add	r3, r2
 80054f4:	00db      	lsls	r3, r3, #3
 80054f6:	440b      	add	r3, r1
 80054f8:	335d      	adds	r3, #93	; 0x5d
 80054fa:	781b      	ldrb	r3, [r3, #0]
 80054fc:	2b05      	cmp	r3, #5
 80054fe:	d10a      	bne.n	8005516 <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4613      	mov	r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	4413      	add	r3, r2
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	440b      	add	r3, r1
 800550e:	335c      	adds	r3, #92	; 0x5c
 8005510:	2205      	movs	r2, #5
 8005512:	701a      	strb	r2, [r3, #0]
 8005514:	e06b      	b.n	80055ee <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	4613      	mov	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4413      	add	r3, r2
 8005520:	00db      	lsls	r3, r3, #3
 8005522:	440b      	add	r3, r1
 8005524:	335d      	adds	r3, #93	; 0x5d
 8005526:	781b      	ldrb	r3, [r3, #0]
 8005528:	2b06      	cmp	r3, #6
 800552a:	d00a      	beq.n	8005542 <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800552c:	6879      	ldr	r1, [r7, #4]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	4613      	mov	r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	00db      	lsls	r3, r3, #3
 8005538:	440b      	add	r3, r1
 800553a:	335d      	adds	r3, #93	; 0x5d
 800553c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800553e:	2b08      	cmp	r3, #8
 8005540:	d155      	bne.n	80055ee <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 8005542:	6879      	ldr	r1, [r7, #4]
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	4613      	mov	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	4413      	add	r3, r2
 800554c:	00db      	lsls	r3, r3, #3
 800554e:	440b      	add	r3, r1
 8005550:	3358      	adds	r3, #88	; 0x58
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	1c59      	adds	r1, r3, #1
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	68fa      	ldr	r2, [r7, #12]
 800555a:	4613      	mov	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4413      	add	r3, r2
 8005560:	00db      	lsls	r3, r3, #3
 8005562:	4403      	add	r3, r0
 8005564:	3358      	adds	r3, #88	; 0x58
 8005566:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	4613      	mov	r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4413      	add	r3, r2
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	440b      	add	r3, r1
 8005576:	3358      	adds	r3, #88	; 0x58
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2b03      	cmp	r3, #3
 800557c:	d914      	bls.n	80055a8 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800557e:	6879      	ldr	r1, [r7, #4]
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	4613      	mov	r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4413      	add	r3, r2
 8005588:	00db      	lsls	r3, r3, #3
 800558a:	440b      	add	r3, r1
 800558c:	3358      	adds	r3, #88	; 0x58
 800558e:	2200      	movs	r2, #0
 8005590:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	4613      	mov	r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	4413      	add	r3, r2
 800559c:	00db      	lsls	r3, r3, #3
 800559e:	440b      	add	r3, r1
 80055a0:	335c      	adds	r3, #92	; 0x5c
 80055a2:	2204      	movs	r2, #4
 80055a4:	701a      	strb	r2, [r3, #0]
 80055a6:	e009      	b.n	80055bc <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80055a8:	6879      	ldr	r1, [r7, #4]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	4613      	mov	r3, r2
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	4413      	add	r3, r2
 80055b2:	00db      	lsls	r3, r3, #3
 80055b4:	440b      	add	r3, r1
 80055b6:	335c      	adds	r3, #92	; 0x5c
 80055b8:	2202      	movs	r2, #2
 80055ba:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	015a      	lsls	r2, r3, #5
 80055c0:	693b      	ldr	r3, [r7, #16]
 80055c2:	4413      	add	r3, r2
 80055c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80055d2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055da:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	015a      	lsls	r2, r3, #5
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	4413      	add	r3, r2
 80055e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055e8:	461a      	mov	r2, r3
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	015a      	lsls	r2, r3, #5
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	4413      	add	r3, r2
 80055f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055fa:	461a      	mov	r2, r3
 80055fc:	2302      	movs	r3, #2
 80055fe:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	b2d8      	uxtb	r0, r3
 8005604:	6879      	ldr	r1, [r7, #4]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	4613      	mov	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4413      	add	r3, r2
 800560e:	00db      	lsls	r3, r3, #3
 8005610:	440b      	add	r3, r1
 8005612:	335c      	adds	r3, #92	; 0x5c
 8005614:	781b      	ldrb	r3, [r3, #0]
 8005616:	461a      	mov	r2, r3
 8005618:	4601      	mov	r1, r0
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f004 fc38 	bl	8009e90 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005620:	bf00      	nop
 8005622:	3718      	adds	r7, #24
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b08a      	sub	sp, #40	; 0x28
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005638:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6a1b      	ldr	r3, [r3, #32]
 8005640:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	f003 030f 	and.w	r3, r3, #15
 8005648:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	0c5b      	lsrs	r3, r3, #17
 800564e:	f003 030f 	and.w	r3, r3, #15
 8005652:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	091b      	lsrs	r3, r3, #4
 8005658:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800565c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2b02      	cmp	r3, #2
 8005662:	d003      	beq.n	800566c <HCD_RXQLVL_IRQHandler+0x44>
 8005664:	2b05      	cmp	r3, #5
 8005666:	f000 8082 	beq.w	800576e <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800566a:	e083      	b.n	8005774 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d07f      	beq.n	8005772 <HCD_RXQLVL_IRQHandler+0x14a>
 8005672:	6879      	ldr	r1, [r7, #4]
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	4613      	mov	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	00db      	lsls	r3, r3, #3
 800567e:	440b      	add	r3, r1
 8005680:	3344      	adds	r3, #68	; 0x44
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d074      	beq.n	8005772 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6818      	ldr	r0, [r3, #0]
 800568c:	6879      	ldr	r1, [r7, #4]
 800568e:	69ba      	ldr	r2, [r7, #24]
 8005690:	4613      	mov	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	4413      	add	r3, r2
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	440b      	add	r3, r1
 800569a:	3344      	adds	r3, #68	; 0x44
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	693a      	ldr	r2, [r7, #16]
 80056a0:	b292      	uxth	r2, r2
 80056a2:	4619      	mov	r1, r3
 80056a4:	f002 fdbf 	bl	8008226 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80056a8:	6879      	ldr	r1, [r7, #4]
 80056aa:	69ba      	ldr	r2, [r7, #24]
 80056ac:	4613      	mov	r3, r2
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	00db      	lsls	r3, r3, #3
 80056b4:	440b      	add	r3, r1
 80056b6:	3344      	adds	r3, #68	; 0x44
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	18d1      	adds	r1, r2, r3
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	69ba      	ldr	r2, [r7, #24]
 80056c2:	4613      	mov	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	4413      	add	r3, r2
 80056c8:	00db      	lsls	r3, r3, #3
 80056ca:	4403      	add	r3, r0
 80056cc:	3344      	adds	r3, #68	; 0x44
 80056ce:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80056d0:	6879      	ldr	r1, [r7, #4]
 80056d2:	69ba      	ldr	r2, [r7, #24]
 80056d4:	4613      	mov	r3, r2
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	4413      	add	r3, r2
 80056da:	00db      	lsls	r3, r3, #3
 80056dc:	440b      	add	r3, r1
 80056de:	334c      	adds	r3, #76	; 0x4c
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	18d1      	adds	r1, r2, r3
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	4613      	mov	r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	4413      	add	r3, r2
 80056f0:	00db      	lsls	r3, r3, #3
 80056f2:	4403      	add	r3, r0
 80056f4:	334c      	adds	r3, #76	; 0x4c
 80056f6:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	015a      	lsls	r2, r3, #5
 80056fc:	6a3b      	ldr	r3, [r7, #32]
 80056fe:	4413      	add	r3, r2
 8005700:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005704:	691a      	ldr	r2, [r3, #16]
 8005706:	4b1d      	ldr	r3, [pc, #116]	; (800577c <HCD_RXQLVL_IRQHandler+0x154>)
 8005708:	4013      	ands	r3, r2
 800570a:	2b00      	cmp	r3, #0
 800570c:	d031      	beq.n	8005772 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	015a      	lsls	r2, r3, #5
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	4413      	add	r3, r2
 8005716:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005724:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800572c:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	015a      	lsls	r2, r3, #5
 8005732:	6a3b      	ldr	r3, [r7, #32]
 8005734:	4413      	add	r3, r2
 8005736:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800573a:	461a      	mov	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8005740:	6879      	ldr	r1, [r7, #4]
 8005742:	69ba      	ldr	r2, [r7, #24]
 8005744:	4613      	mov	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	00db      	lsls	r3, r3, #3
 800574c:	440b      	add	r3, r1
 800574e:	3350      	adds	r3, #80	; 0x50
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	f083 0301 	eor.w	r3, r3, #1
 8005756:	b2d8      	uxtb	r0, r3
 8005758:	6879      	ldr	r1, [r7, #4]
 800575a:	69ba      	ldr	r2, [r7, #24]
 800575c:	4613      	mov	r3, r2
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	4413      	add	r3, r2
 8005762:	00db      	lsls	r3, r3, #3
 8005764:	440b      	add	r3, r1
 8005766:	3350      	adds	r3, #80	; 0x50
 8005768:	4602      	mov	r2, r0
 800576a:	701a      	strb	r2, [r3, #0]
      break;
 800576c:	e001      	b.n	8005772 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800576e:	bf00      	nop
 8005770:	e000      	b.n	8005774 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8005772:	bf00      	nop
  }
}
 8005774:	bf00      	nop
 8005776:	3728      	adds	r7, #40	; 0x28
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	1ff80000 	.word	0x1ff80000

08005780 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b086      	sub	sp, #24
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80057ac:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d113      	bne.n	80057e0 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d10a      	bne.n	80057d8 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	699a      	ldr	r2, [r3, #24]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80057d0:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f004 fb40 	bl	8009e58 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	f043 0302 	orr.w	r3, r3, #2
 80057de:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f003 0308 	and.w	r3, r3, #8
 80057e6:	2b08      	cmp	r3, #8
 80057e8:	d147      	bne.n	800587a <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	f043 0308 	orr.w	r3, r3, #8
 80057f0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	2b04      	cmp	r3, #4
 80057fa:	d129      	bne.n	8005850 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	2b02      	cmp	r3, #2
 8005802:	d113      	bne.n	800582c <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800580a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800580e:	d106      	bne.n	800581e <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2102      	movs	r1, #2
 8005816:	4618      	mov	r0, r3
 8005818:	f002 fe02 	bl	8008420 <USB_InitFSLSPClkSel>
 800581c:	e011      	b.n	8005842 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2101      	movs	r1, #1
 8005824:	4618      	mov	r0, r3
 8005826:	f002 fdfb 	bl	8008420 <USB_InitFSLSPClkSel>
 800582a:	e00a      	b.n	8005842 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d106      	bne.n	8005842 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800583a:	461a      	mov	r2, r3
 800583c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005840:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f004 fb32 	bl	8009eac <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f004 fb05 	bl	8009e58 <HAL_HCD_Connect_Callback>
 800584e:	e014      	b.n	800587a <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f004 fb39 	bl	8009ec8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005864:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005868:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	699a      	ldr	r2, [r3, #24]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005878:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f003 0320 	and.w	r3, r3, #32
 8005880:	2b20      	cmp	r3, #32
 8005882:	d103      	bne.n	800588c <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	f043 0320 	orr.w	r3, r3, #32
 800588a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005892:	461a      	mov	r2, r3
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	6013      	str	r3, [r2, #0]
}
 8005898:	bf00      	nop
 800589a:	3718      	adds	r7, #24
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}

080058a0 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e0af      	b.n	8005a12 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d106      	bne.n	80058cc <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7fc fa00 	bl	8001ccc <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f022 0201 	bic.w	r2, r2, #1
 80058e2:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80058e4:	2300      	movs	r3, #0
 80058e6:	617b      	str	r3, [r7, #20]
 80058e8:	e00a      	b.n	8005900 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	3304      	adds	r3, #4
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	4413      	add	r3, r2
 80058f6:	2200      	movs	r2, #0
 80058f8:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	3301      	adds	r3, #1
 80058fe:	617b      	str	r3, [r7, #20]
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	2b0f      	cmp	r3, #15
 8005904:	d9f1      	bls.n	80058ea <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	689a      	ldr	r2, [r3, #8]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f042 0204 	orr.w	r2, r2, #4
 8005914:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	4b3f      	ldr	r3, [pc, #252]	; (8005a1c <HAL_LCD_Init+0x17c>)
 800591e:	4013      	ands	r3, r2
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6851      	ldr	r1, [r2, #4]
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	6892      	ldr	r2, [r2, #8]
 8005928:	4311      	orrs	r1, r2
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800592e:	4311      	orrs	r1, r2
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005934:	4311      	orrs	r1, r2
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	69d2      	ldr	r2, [r2, #28]
 800593a:	4311      	orrs	r1, r2
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	6a12      	ldr	r2, [r2, #32]
 8005940:	4311      	orrs	r1, r2
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	6992      	ldr	r2, [r2, #24]
 8005946:	4311      	orrs	r1, r2
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800594c:	4311      	orrs	r1, r2
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	6812      	ldr	r2, [r2, #0]
 8005952:	430b      	orrs	r3, r1
 8005954:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f000 f94c 	bl	8005bf4 <LCD_WaitForSynchro>
 800595c:	4603      	mov	r3, r0
 800595e:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8005960:	7cfb      	ldrb	r3, [r7, #19]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d001      	beq.n	800596a <HAL_LCD_Init+0xca>
  {
    return status;
 8005966:	7cfb      	ldrb	r3, [r7, #19]
 8005968:	e053      	b.n	8005a12 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	68da      	ldr	r2, [r3, #12]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	431a      	orrs	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	431a      	orrs	r2, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005988:	431a      	orrs	r2, r3
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	430a      	orrs	r2, r1
 8005990:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f042 0201 	orr.w	r2, r2, #1
 80059a0:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80059a2:	f7fd f9bb 	bl	8002d1c <HAL_GetTick>
 80059a6:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80059a8:	e00c      	b.n	80059c4 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80059aa:	f7fd f9b7 	bl	8002d1c <HAL_GetTick>
 80059ae:	4602      	mov	r2, r0
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80059b8:	d904      	bls.n	80059c4 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2208      	movs	r2, #8
 80059be:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e026      	b.n	8005a12 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f003 0301 	and.w	r3, r3, #1
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d1eb      	bne.n	80059aa <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80059d2:	f7fd f9a3 	bl	8002d1c <HAL_GetTick>
 80059d6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80059d8:	e00c      	b.n	80059f4 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80059da:	f7fd f99f 	bl	8002d1c <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80059e8:	d904      	bls.n	80059f4 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2210      	movs	r2, #16
 80059ee:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e00e      	b.n	8005a12 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f003 0310 	and.w	r3, r3, #16
 80059fe:	2b10      	cmp	r3, #16
 8005a00:	d1eb      	bne.n	80059da <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8005a10:	7cfb      	ldrb	r3, [r7, #19]
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3718      	adds	r7, #24
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
 8005a1a:	bf00      	nop
 8005a1c:	fc00000e 	.word	0xfc00000e

08005a20 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	60f8      	str	r0, [r7, #12]
 8005a28:	60b9      	str	r1, [r7, #8]
 8005a2a:	607a      	str	r2, [r7, #4]
 8005a2c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a34:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8005a36:	7dfb      	ldrb	r3, [r7, #23]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d002      	beq.n	8005a42 <HAL_LCD_Write+0x22>
 8005a3c:	7dfb      	ldrb	r3, [r7, #23]
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d144      	bne.n	8005acc <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d12a      	bne.n	8005aa4 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d101      	bne.n	8005a5c <HAL_LCD_Write+0x3c>
 8005a58:	2302      	movs	r3, #2
 8005a5a:	e038      	b.n	8005ace <HAL_LCD_Write+0xae>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2202      	movs	r2, #2
 8005a68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8005a6c:	f7fd f956 	bl	8002d1c <HAL_GetTick>
 8005a70:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8005a72:	e010      	b.n	8005a96 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005a74:	f7fd f952 	bl	8002d1c <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005a82:	d908      	bls.n	8005a96 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2202      	movs	r2, #2
 8005a88:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e01b      	b.n	8005ace <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 0304 	and.w	r3, r3, #4
 8005aa0:	2b04      	cmp	r3, #4
 8005aa2:	d0e7      	beq.n	8005a74 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	3304      	adds	r3, #4
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	4413      	add	r3, r2
 8005ab0:	685a      	ldr	r2, [r3, #4]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	401a      	ands	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6819      	ldr	r1, [r3, #0]
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	431a      	orrs	r2, r3
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	3304      	adds	r3, #4
 8005ac2:	009b      	lsls	r3, r3, #2
 8005ac4:	440b      	add	r3, r1
 8005ac6:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	e000      	b.n	8005ace <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
  }
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3718      	adds	r7, #24
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8005ad6:	b580      	push	{r7, lr}
 8005ad8:	b086      	sub	sp, #24
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ae8:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8005aea:	7cbb      	ldrb	r3, [r7, #18]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d002      	beq.n	8005af6 <HAL_LCD_Clear+0x20>
 8005af0:	7cbb      	ldrb	r3, [r7, #18]
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d140      	bne.n	8005b78 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d101      	bne.n	8005b04 <HAL_LCD_Clear+0x2e>
 8005b00:	2302      	movs	r3, #2
 8005b02:	e03a      	b.n	8005b7a <HAL_LCD_Clear+0xa4>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2202      	movs	r2, #2
 8005b10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8005b14:	f7fd f902 	bl	8002d1c <HAL_GetTick>
 8005b18:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8005b1a:	e010      	b.n	8005b3e <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005b1c:	f7fd f8fe 	bl	8002d1c <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b2a:	d908      	bls.n	8005b3e <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2202      	movs	r2, #2
 8005b30:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e01d      	b.n	8005b7a <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f003 0304 	and.w	r3, r3, #4
 8005b48:	2b04      	cmp	r3, #4
 8005b4a:	d0e7      	beq.n	8005b1c <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	617b      	str	r3, [r7, #20]
 8005b50:	e00a      	b.n	8005b68 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	3304      	adds	r3, #4
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	4413      	add	r3, r2
 8005b5e:	2200      	movs	r2, #0
 8005b60:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	3301      	adds	r3, #1
 8005b66:	617b      	str	r3, [r7, #20]
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	2b0f      	cmp	r3, #15
 8005b6c:	d9f1      	bls.n	8005b52 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f807 	bl	8005b82 <HAL_LCD_UpdateDisplayRequest>
 8005b74:	4603      	mov	r3, r0
 8005b76:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8005b78:	7cfb      	ldrb	r3, [r7, #19]
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3718      	adds	r7, #24
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8005b82:	b580      	push	{r7, lr}
 8005b84:	b084      	sub	sp, #16
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2208      	movs	r2, #8
 8005b90:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689a      	ldr	r2, [r3, #8]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f042 0204 	orr.w	r2, r2, #4
 8005ba0:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005ba2:	f7fd f8bb 	bl	8002d1c <HAL_GetTick>
 8005ba6:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8005ba8:	e010      	b.n	8005bcc <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005baa:	f7fd f8b7 	bl	8002d1c <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005bb8:	d908      	bls.n	8005bcc <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2204      	movs	r2, #4
 8005bbe:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e00f      	b.n	8005bec <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f003 0308 	and.w	r3, r3, #8
 8005bd6:	2b08      	cmp	r3, #8
 8005bd8:	d1e7      	bne.n	8005baa <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8005bfc:	f7fd f88e 	bl	8002d1c <HAL_GetTick>
 8005c00:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8005c02:	e00c      	b.n	8005c1e <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8005c04:	f7fd f88a 	bl	8002d1c <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c12:	d904      	bls.n	8005c1e <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	e007      	b.n	8005c2e <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0320 	and.w	r3, r3, #32
 8005c28:	2b20      	cmp	r3, #32
 8005c2a:	d1eb      	bne.n	8005c04 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
	...

08005c38 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c3c:	4b05      	ldr	r3, [pc, #20]	; (8005c54 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a04      	ldr	r2, [pc, #16]	; (8005c54 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005c42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c46:	6013      	str	r3, [r2, #0]
}
 8005c48:	bf00      	nop
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	40007000 	.word	0x40007000

08005c58 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005c5c:	4b04      	ldr	r3, [pc, #16]	; (8005c70 <HAL_PWREx_GetVoltageRange+0x18>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr
 8005c6e:	bf00      	nop
 8005c70:	40007000 	.word	0x40007000

08005c74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c82:	d130      	bne.n	8005ce6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c84:	4b23      	ldr	r3, [pc, #140]	; (8005d14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c90:	d038      	beq.n	8005d04 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c92:	4b20      	ldr	r3, [pc, #128]	; (8005d14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005c9a:	4a1e      	ldr	r2, [pc, #120]	; (8005d14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005c9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ca0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005ca2:	4b1d      	ldr	r3, [pc, #116]	; (8005d18 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2232      	movs	r2, #50	; 0x32
 8005ca8:	fb02 f303 	mul.w	r3, r2, r3
 8005cac:	4a1b      	ldr	r2, [pc, #108]	; (8005d1c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005cae:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb2:	0c9b      	lsrs	r3, r3, #18
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005cb8:	e002      	b.n	8005cc0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005cc0:	4b14      	ldr	r3, [pc, #80]	; (8005d14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005cc2:	695b      	ldr	r3, [r3, #20]
 8005cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ccc:	d102      	bne.n	8005cd4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d1f2      	bne.n	8005cba <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005cd4:	4b0f      	ldr	r3, [pc, #60]	; (8005d14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ce0:	d110      	bne.n	8005d04 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	e00f      	b.n	8005d06 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ce6:	4b0b      	ldr	r3, [pc, #44]	; (8005d14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005cee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cf2:	d007      	beq.n	8005d04 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005cf4:	4b07      	ldr	r3, [pc, #28]	; (8005d14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005cfc:	4a05      	ldr	r2, [pc, #20]	; (8005d14 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005cfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d02:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3714      	adds	r7, #20
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	40007000 	.word	0x40007000
 8005d18:	20000008 	.word	0x20000008
 8005d1c:	431bde83 	.word	0x431bde83

08005d20 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005d20:	b480      	push	{r7}
 8005d22:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8005d24:	4b05      	ldr	r3, [pc, #20]	; (8005d3c <HAL_PWREx_EnableVddUSB+0x1c>)
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	4a04      	ldr	r2, [pc, #16]	; (8005d3c <HAL_PWREx_EnableVddUSB+0x1c>)
 8005d2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d2e:	6053      	str	r3, [r2, #4]
}
 8005d30:	bf00      	nop
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	40007000 	.word	0x40007000

08005d40 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af02      	add	r7, sp, #8
 8005d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005d48:	f7fc ffe8 	bl	8002d1c <HAL_GetTick>
 8005d4c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d101      	bne.n	8005d58 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e06f      	b.n	8005e38 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d101      	bne.n	8005d68 <HAL_QSPI_Init+0x28>
 8005d64:	2302      	movs	r3, #2
 8005d66:	e067      	b.n	8005e38 <HAL_QSPI_Init+0xf8>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d10b      	bne.n	8005d94 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f7fc f843 	bl	8001e10 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005d8a:	f241 3188 	movw	r1, #5000	; 0x1388
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 f858 	bl	8005e44 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	3b01      	subs	r3, #1
 8005da4:	021a      	lsls	r2, r3, #8
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	430a      	orrs	r2, r1
 8005dac:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db2:	9300      	str	r3, [sp, #0]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	2120      	movs	r1, #32
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f850 	bl	8005e60 <QSPI_WaitFlagStateUntilTimeout>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005dc4:	7afb      	ldrb	r3, [r7, #11]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d131      	bne.n	8005e2e <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005dd4:	f023 0310 	bic.w	r3, r3, #16
 8005dd8:	687a      	ldr	r2, [r7, #4]
 8005dda:	6852      	ldr	r2, [r2, #4]
 8005ddc:	0611      	lsls	r1, r2, #24
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	68d2      	ldr	r2, [r2, #12]
 8005de2:	4311      	orrs	r1, r2
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	6812      	ldr	r2, [r2, #0]
 8005de8:	430b      	orrs	r3, r1
 8005dea:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685a      	ldr	r2, [r3, #4]
 8005df2:	4b13      	ldr	r3, [pc, #76]	; (8005e40 <HAL_QSPI_Init+0x100>)
 8005df4:	4013      	ands	r3, r2
 8005df6:	687a      	ldr	r2, [r7, #4]
 8005df8:	6912      	ldr	r2, [r2, #16]
 8005dfa:	0411      	lsls	r1, r2, #16
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	6952      	ldr	r2, [r2, #20]
 8005e00:	4311      	orrs	r1, r2
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	6992      	ldr	r2, [r2, #24]
 8005e06:	4311      	orrs	r1, r2
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	6812      	ldr	r2, [r2, #0]
 8005e0c:	430b      	orrs	r3, r1
 8005e0e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f042 0201 	orr.w	r2, r2, #1
 8005e1e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8005e36:	7afb      	ldrb	r3, [r7, #11]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	ffe0f8fe 	.word	0xffe0f8fe

08005e44 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	683a      	ldr	r2, [r7, #0]
 8005e52:	641a      	str	r2, [r3, #64]	; 0x40
}
 8005e54:	bf00      	nop
 8005e56:	370c      	adds	r7, #12
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	603b      	str	r3, [r7, #0]
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005e70:	e01a      	b.n	8005ea8 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e78:	d016      	beq.n	8005ea8 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e7a:	f7fc ff4f 	bl	8002d1c <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d302      	bcc.n	8005e90 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10b      	bne.n	8005ea8 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2204      	movs	r2, #4
 8005e94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e9c:	f043 0201 	orr.w	r2, r3, #1
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e00e      	b.n	8005ec6 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	689a      	ldr	r2, [r3, #8]
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	bf14      	ite	ne
 8005eb6:	2301      	movne	r3, #1
 8005eb8:	2300      	moveq	r3, #0
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	79fb      	ldrb	r3, [r7, #7]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d1d6      	bne.n	8005e72 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3710      	adds	r7, #16
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
	...

08005ed0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b088      	sub	sp, #32
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e39d      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ee2:	4ba4      	ldr	r3, [pc, #656]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f003 030c 	and.w	r3, r3, #12
 8005eea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005eec:	4ba1      	ldr	r3, [pc, #644]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	f003 0303 	and.w	r3, r3, #3
 8005ef4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0310 	and.w	r3, r3, #16
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f000 80e1 	beq.w	80060c6 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005f04:	69bb      	ldr	r3, [r7, #24]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d007      	beq.n	8005f1a <HAL_RCC_OscConfig+0x4a>
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	2b0c      	cmp	r3, #12
 8005f0e:	f040 8088 	bne.w	8006022 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	f040 8084 	bne.w	8006022 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f1a:	4b96      	ldr	r3, [pc, #600]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d005      	beq.n	8005f32 <HAL_RCC_OscConfig+0x62>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	699b      	ldr	r3, [r3, #24]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e375      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a1a      	ldr	r2, [r3, #32]
 8005f36:	4b8f      	ldr	r3, [pc, #572]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f003 0308 	and.w	r3, r3, #8
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d004      	beq.n	8005f4c <HAL_RCC_OscConfig+0x7c>
 8005f42:	4b8c      	ldr	r3, [pc, #560]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f4a:	e005      	b.n	8005f58 <HAL_RCC_OscConfig+0x88>
 8005f4c:	4b89      	ldr	r3, [pc, #548]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f52:	091b      	lsrs	r3, r3, #4
 8005f54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d223      	bcs.n	8005fa4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	4618      	mov	r0, r3
 8005f62:	f000 fd09 	bl	8006978 <RCC_SetFlashLatencyFromMSIRange>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d001      	beq.n	8005f70 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e356      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f70:	4b80      	ldr	r3, [pc, #512]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a7f      	ldr	r2, [pc, #508]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f76:	f043 0308 	orr.w	r3, r3, #8
 8005f7a:	6013      	str	r3, [r2, #0]
 8005f7c:	4b7d      	ldr	r3, [pc, #500]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6a1b      	ldr	r3, [r3, #32]
 8005f88:	497a      	ldr	r1, [pc, #488]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f8e:	4b79      	ldr	r3, [pc, #484]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	69db      	ldr	r3, [r3, #28]
 8005f9a:	021b      	lsls	r3, r3, #8
 8005f9c:	4975      	ldr	r1, [pc, #468]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	604b      	str	r3, [r1, #4]
 8005fa2:	e022      	b.n	8005fea <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fa4:	4b73      	ldr	r3, [pc, #460]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a72      	ldr	r2, [pc, #456]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005faa:	f043 0308 	orr.w	r3, r3, #8
 8005fae:	6013      	str	r3, [r2, #0]
 8005fb0:	4b70      	ldr	r3, [pc, #448]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a1b      	ldr	r3, [r3, #32]
 8005fbc:	496d      	ldr	r1, [pc, #436]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fc2:	4b6c      	ldr	r3, [pc, #432]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	69db      	ldr	r3, [r3, #28]
 8005fce:	021b      	lsls	r3, r3, #8
 8005fd0:	4968      	ldr	r1, [pc, #416]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f000 fccc 	bl	8006978 <RCC_SetFlashLatencyFromMSIRange>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d001      	beq.n	8005fea <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e319      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005fea:	f000 fc03 	bl	80067f4 <HAL_RCC_GetSysClockFreq>
 8005fee:	4601      	mov	r1, r0
 8005ff0:	4b60      	ldr	r3, [pc, #384]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	091b      	lsrs	r3, r3, #4
 8005ff6:	f003 030f 	and.w	r3, r3, #15
 8005ffa:	4a5f      	ldr	r2, [pc, #380]	; (8006178 <HAL_RCC_OscConfig+0x2a8>)
 8005ffc:	5cd3      	ldrb	r3, [r2, r3]
 8005ffe:	f003 031f 	and.w	r3, r3, #31
 8006002:	fa21 f303 	lsr.w	r3, r1, r3
 8006006:	4a5d      	ldr	r2, [pc, #372]	; (800617c <HAL_RCC_OscConfig+0x2ac>)
 8006008:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800600a:	4b5d      	ldr	r3, [pc, #372]	; (8006180 <HAL_RCC_OscConfig+0x2b0>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4618      	mov	r0, r3
 8006010:	f7fc fe38 	bl	8002c84 <HAL_InitTick>
 8006014:	4603      	mov	r3, r0
 8006016:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006018:	7bfb      	ldrb	r3, [r7, #15]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d052      	beq.n	80060c4 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 800601e:	7bfb      	ldrb	r3, [r7, #15]
 8006020:	e2fd      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d032      	beq.n	8006090 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800602a:	4b52      	ldr	r3, [pc, #328]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a51      	ldr	r2, [pc, #324]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006030:	f043 0301 	orr.w	r3, r3, #1
 8006034:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006036:	f7fc fe71 	bl	8002d1c <HAL_GetTick>
 800603a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800603c:	e008      	b.n	8006050 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800603e:	f7fc fe6d 	bl	8002d1c <HAL_GetTick>
 8006042:	4602      	mov	r2, r0
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	1ad3      	subs	r3, r2, r3
 8006048:	2b02      	cmp	r3, #2
 800604a:	d901      	bls.n	8006050 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e2e6      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006050:	4b48      	ldr	r3, [pc, #288]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0302 	and.w	r3, r3, #2
 8006058:	2b00      	cmp	r3, #0
 800605a:	d0f0      	beq.n	800603e <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800605c:	4b45      	ldr	r3, [pc, #276]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a44      	ldr	r2, [pc, #272]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006062:	f043 0308 	orr.w	r3, r3, #8
 8006066:	6013      	str	r3, [r2, #0]
 8006068:	4b42      	ldr	r3, [pc, #264]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a1b      	ldr	r3, [r3, #32]
 8006074:	493f      	ldr	r1, [pc, #252]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006076:	4313      	orrs	r3, r2
 8006078:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800607a:	4b3e      	ldr	r3, [pc, #248]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	69db      	ldr	r3, [r3, #28]
 8006086:	021b      	lsls	r3, r3, #8
 8006088:	493a      	ldr	r1, [pc, #232]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800608a:	4313      	orrs	r3, r2
 800608c:	604b      	str	r3, [r1, #4]
 800608e:	e01a      	b.n	80060c6 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006090:	4b38      	ldr	r3, [pc, #224]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a37      	ldr	r2, [pc, #220]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006096:	f023 0301 	bic.w	r3, r3, #1
 800609a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800609c:	f7fc fe3e 	bl	8002d1c <HAL_GetTick>
 80060a0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80060a2:	e008      	b.n	80060b6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060a4:	f7fc fe3a 	bl	8002d1c <HAL_GetTick>
 80060a8:	4602      	mov	r2, r0
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	d901      	bls.n	80060b6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e2b3      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80060b6:	4b2f      	ldr	r3, [pc, #188]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0302 	and.w	r3, r3, #2
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1f0      	bne.n	80060a4 <HAL_RCC_OscConfig+0x1d4>
 80060c2:	e000      	b.n	80060c6 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80060c4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d074      	beq.n	80061bc <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	2b08      	cmp	r3, #8
 80060d6:	d005      	beq.n	80060e4 <HAL_RCC_OscConfig+0x214>
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	2b0c      	cmp	r3, #12
 80060dc:	d10e      	bne.n	80060fc <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	2b03      	cmp	r3, #3
 80060e2:	d10b      	bne.n	80060fc <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060e4:	4b23      	ldr	r3, [pc, #140]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d064      	beq.n	80061ba <HAL_RCC_OscConfig+0x2ea>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d160      	bne.n	80061ba <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	e290      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006104:	d106      	bne.n	8006114 <HAL_RCC_OscConfig+0x244>
 8006106:	4b1b      	ldr	r3, [pc, #108]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a1a      	ldr	r2, [pc, #104]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800610c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006110:	6013      	str	r3, [r2, #0]
 8006112:	e01d      	b.n	8006150 <HAL_RCC_OscConfig+0x280>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800611c:	d10c      	bne.n	8006138 <HAL_RCC_OscConfig+0x268>
 800611e:	4b15      	ldr	r3, [pc, #84]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a14      	ldr	r2, [pc, #80]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006124:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	4b12      	ldr	r3, [pc, #72]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a11      	ldr	r2, [pc, #68]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	e00b      	b.n	8006150 <HAL_RCC_OscConfig+0x280>
 8006138:	4b0e      	ldr	r3, [pc, #56]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a0d      	ldr	r2, [pc, #52]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800613e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006142:	6013      	str	r3, [r2, #0]
 8006144:	4b0b      	ldr	r3, [pc, #44]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a0a      	ldr	r2, [pc, #40]	; (8006174 <HAL_RCC_OscConfig+0x2a4>)
 800614a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800614e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d01c      	beq.n	8006192 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006158:	f7fc fde0 	bl	8002d1c <HAL_GetTick>
 800615c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800615e:	e011      	b.n	8006184 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006160:	f7fc fddc 	bl	8002d1c <HAL_GetTick>
 8006164:	4602      	mov	r2, r0
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b64      	cmp	r3, #100	; 0x64
 800616c:	d90a      	bls.n	8006184 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e255      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
 8006172:	bf00      	nop
 8006174:	40021000 	.word	0x40021000
 8006178:	0800ca2c 	.word	0x0800ca2c
 800617c:	20000008 	.word	0x20000008
 8006180:	20000020 	.word	0x20000020
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006184:	4bae      	ldr	r3, [pc, #696]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800618c:	2b00      	cmp	r3, #0
 800618e:	d0e7      	beq.n	8006160 <HAL_RCC_OscConfig+0x290>
 8006190:	e014      	b.n	80061bc <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006192:	f7fc fdc3 	bl	8002d1c <HAL_GetTick>
 8006196:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006198:	e008      	b.n	80061ac <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800619a:	f7fc fdbf 	bl	8002d1c <HAL_GetTick>
 800619e:	4602      	mov	r2, r0
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	1ad3      	subs	r3, r2, r3
 80061a4:	2b64      	cmp	r3, #100	; 0x64
 80061a6:	d901      	bls.n	80061ac <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e238      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80061ac:	4ba4      	ldr	r3, [pc, #656]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1f0      	bne.n	800619a <HAL_RCC_OscConfig+0x2ca>
 80061b8:	e000      	b.n	80061bc <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061ba:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 0302 	and.w	r3, r3, #2
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d060      	beq.n	800628a <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	2b04      	cmp	r3, #4
 80061cc:	d005      	beq.n	80061da <HAL_RCC_OscConfig+0x30a>
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	2b0c      	cmp	r3, #12
 80061d2:	d119      	bne.n	8006208 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	2b02      	cmp	r3, #2
 80061d8:	d116      	bne.n	8006208 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061da:	4b99      	ldr	r3, [pc, #612]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d005      	beq.n	80061f2 <HAL_RCC_OscConfig+0x322>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	68db      	ldr	r3, [r3, #12]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e215      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061f2:	4b93      	ldr	r3, [pc, #588]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	061b      	lsls	r3, r3, #24
 8006200:	498f      	ldr	r1, [pc, #572]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006202:	4313      	orrs	r3, r2
 8006204:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006206:	e040      	b.n	800628a <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d023      	beq.n	8006258 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006210:	4b8b      	ldr	r3, [pc, #556]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a8a      	ldr	r2, [pc, #552]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006216:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800621a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800621c:	f7fc fd7e 	bl	8002d1c <HAL_GetTick>
 8006220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006222:	e008      	b.n	8006236 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006224:	f7fc fd7a 	bl	8002d1c <HAL_GetTick>
 8006228:	4602      	mov	r2, r0
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	2b02      	cmp	r3, #2
 8006230:	d901      	bls.n	8006236 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e1f3      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006236:	4b82      	ldr	r3, [pc, #520]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800623e:	2b00      	cmp	r3, #0
 8006240:	d0f0      	beq.n	8006224 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006242:	4b7f      	ldr	r3, [pc, #508]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	061b      	lsls	r3, r3, #24
 8006250:	497b      	ldr	r1, [pc, #492]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006252:	4313      	orrs	r3, r2
 8006254:	604b      	str	r3, [r1, #4]
 8006256:	e018      	b.n	800628a <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006258:	4b79      	ldr	r3, [pc, #484]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a78      	ldr	r2, [pc, #480]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 800625e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006262:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006264:	f7fc fd5a 	bl	8002d1c <HAL_GetTick>
 8006268:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800626a:	e008      	b.n	800627e <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800626c:	f7fc fd56 	bl	8002d1c <HAL_GetTick>
 8006270:	4602      	mov	r2, r0
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	2b02      	cmp	r3, #2
 8006278:	d901      	bls.n	800627e <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e1cf      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800627e:	4b70      	ldr	r3, [pc, #448]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006286:	2b00      	cmp	r3, #0
 8006288:	d1f0      	bne.n	800626c <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0308 	and.w	r3, r3, #8
 8006292:	2b00      	cmp	r3, #0
 8006294:	d03c      	beq.n	8006310 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d01c      	beq.n	80062d8 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800629e:	4b68      	ldr	r3, [pc, #416]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80062a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062a4:	4a66      	ldr	r2, [pc, #408]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80062a6:	f043 0301 	orr.w	r3, r3, #1
 80062aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ae:	f7fc fd35 	bl	8002d1c <HAL_GetTick>
 80062b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062b4:	e008      	b.n	80062c8 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062b6:	f7fc fd31 	bl	8002d1c <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d901      	bls.n	80062c8 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e1aa      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062c8:	4b5d      	ldr	r3, [pc, #372]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80062ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062ce:	f003 0302 	and.w	r3, r3, #2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d0ef      	beq.n	80062b6 <HAL_RCC_OscConfig+0x3e6>
 80062d6:	e01b      	b.n	8006310 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062d8:	4b59      	ldr	r3, [pc, #356]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80062da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062de:	4a58      	ldr	r2, [pc, #352]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80062e0:	f023 0301 	bic.w	r3, r3, #1
 80062e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062e8:	f7fc fd18 	bl	8002d1c <HAL_GetTick>
 80062ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80062ee:	e008      	b.n	8006302 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062f0:	f7fc fd14 	bl	8002d1c <HAL_GetTick>
 80062f4:	4602      	mov	r2, r0
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	2b02      	cmp	r3, #2
 80062fc:	d901      	bls.n	8006302 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e18d      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006302:	4b4f      	ldr	r3, [pc, #316]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006304:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d1ef      	bne.n	80062f0 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 0304 	and.w	r3, r3, #4
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 80a5 	beq.w	8006468 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800631e:	2300      	movs	r3, #0
 8006320:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006322:	4b47      	ldr	r3, [pc, #284]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006324:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800632a:	2b00      	cmp	r3, #0
 800632c:	d10d      	bne.n	800634a <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800632e:	4b44      	ldr	r3, [pc, #272]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006330:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006332:	4a43      	ldr	r2, [pc, #268]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006338:	6593      	str	r3, [r2, #88]	; 0x58
 800633a:	4b41      	ldr	r3, [pc, #260]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 800633c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800633e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006342:	60bb      	str	r3, [r7, #8]
 8006344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006346:	2301      	movs	r3, #1
 8006348:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800634a:	4b3e      	ldr	r3, [pc, #248]	; (8006444 <HAL_RCC_OscConfig+0x574>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006352:	2b00      	cmp	r3, #0
 8006354:	d118      	bne.n	8006388 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006356:	4b3b      	ldr	r3, [pc, #236]	; (8006444 <HAL_RCC_OscConfig+0x574>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a3a      	ldr	r2, [pc, #232]	; (8006444 <HAL_RCC_OscConfig+0x574>)
 800635c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006360:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006362:	f7fc fcdb 	bl	8002d1c <HAL_GetTick>
 8006366:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006368:	e008      	b.n	800637c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800636a:	f7fc fcd7 	bl	8002d1c <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	2b02      	cmp	r3, #2
 8006376:	d901      	bls.n	800637c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006378:	2303      	movs	r3, #3
 800637a:	e150      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800637c:	4b31      	ldr	r3, [pc, #196]	; (8006444 <HAL_RCC_OscConfig+0x574>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006384:	2b00      	cmp	r3, #0
 8006386:	d0f0      	beq.n	800636a <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d108      	bne.n	80063a2 <HAL_RCC_OscConfig+0x4d2>
 8006390:	4b2b      	ldr	r3, [pc, #172]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006392:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006396:	4a2a      	ldr	r2, [pc, #168]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006398:	f043 0301 	orr.w	r3, r3, #1
 800639c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063a0:	e024      	b.n	80063ec <HAL_RCC_OscConfig+0x51c>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	2b05      	cmp	r3, #5
 80063a8:	d110      	bne.n	80063cc <HAL_RCC_OscConfig+0x4fc>
 80063aa:	4b25      	ldr	r3, [pc, #148]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80063ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063b0:	4a23      	ldr	r2, [pc, #140]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80063b2:	f043 0304 	orr.w	r3, r3, #4
 80063b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063ba:	4b21      	ldr	r3, [pc, #132]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80063bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063c0:	4a1f      	ldr	r2, [pc, #124]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80063c2:	f043 0301 	orr.w	r3, r3, #1
 80063c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063ca:	e00f      	b.n	80063ec <HAL_RCC_OscConfig+0x51c>
 80063cc:	4b1c      	ldr	r3, [pc, #112]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80063ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063d2:	4a1b      	ldr	r2, [pc, #108]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80063d4:	f023 0301 	bic.w	r3, r3, #1
 80063d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063dc:	4b18      	ldr	r3, [pc, #96]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80063de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063e2:	4a17      	ldr	r2, [pc, #92]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 80063e4:	f023 0304 	bic.w	r3, r3, #4
 80063e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	689b      	ldr	r3, [r3, #8]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d016      	beq.n	8006422 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063f4:	f7fc fc92 	bl	8002d1c <HAL_GetTick>
 80063f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063fa:	e00a      	b.n	8006412 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063fc:	f7fc fc8e 	bl	8002d1c <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	f241 3288 	movw	r2, #5000	; 0x1388
 800640a:	4293      	cmp	r3, r2
 800640c:	d901      	bls.n	8006412 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e105      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006412:	4b0b      	ldr	r3, [pc, #44]	; (8006440 <HAL_RCC_OscConfig+0x570>)
 8006414:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006418:	f003 0302 	and.w	r3, r3, #2
 800641c:	2b00      	cmp	r3, #0
 800641e:	d0ed      	beq.n	80063fc <HAL_RCC_OscConfig+0x52c>
 8006420:	e019      	b.n	8006456 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006422:	f7fc fc7b 	bl	8002d1c <HAL_GetTick>
 8006426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006428:	e00e      	b.n	8006448 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800642a:	f7fc fc77 	bl	8002d1c <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	f241 3288 	movw	r2, #5000	; 0x1388
 8006438:	4293      	cmp	r3, r2
 800643a:	d905      	bls.n	8006448 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 800643c:	2303      	movs	r3, #3
 800643e:	e0ee      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
 8006440:	40021000 	.word	0x40021000
 8006444:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006448:	4b77      	ldr	r3, [pc, #476]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 800644a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800644e:	f003 0302 	and.w	r3, r3, #2
 8006452:	2b00      	cmp	r3, #0
 8006454:	d1e9      	bne.n	800642a <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006456:	7ffb      	ldrb	r3, [r7, #31]
 8006458:	2b01      	cmp	r3, #1
 800645a:	d105      	bne.n	8006468 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800645c:	4b72      	ldr	r3, [pc, #456]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 800645e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006460:	4a71      	ldr	r2, [pc, #452]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006462:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006466:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800646c:	2b00      	cmp	r3, #0
 800646e:	f000 80d5 	beq.w	800661c <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006472:	69bb      	ldr	r3, [r7, #24]
 8006474:	2b0c      	cmp	r3, #12
 8006476:	f000 808e 	beq.w	8006596 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800647e:	2b02      	cmp	r3, #2
 8006480:	d15b      	bne.n	800653a <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006482:	4b69      	ldr	r3, [pc, #420]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a68      	ldr	r2, [pc, #416]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006488:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800648c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800648e:	f7fc fc45 	bl	8002d1c <HAL_GetTick>
 8006492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006494:	e008      	b.n	80064a8 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006496:	f7fc fc41 	bl	8002d1c <HAL_GetTick>
 800649a:	4602      	mov	r2, r0
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d901      	bls.n	80064a8 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e0ba      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064a8:	4b5f      	ldr	r3, [pc, #380]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d1f0      	bne.n	8006496 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80064b4:	4b5c      	ldr	r3, [pc, #368]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 80064b6:	68da      	ldr	r2, [r3, #12]
 80064b8:	4b5c      	ldr	r3, [pc, #368]	; (800662c <HAL_RCC_OscConfig+0x75c>)
 80064ba:	4013      	ands	r3, r2
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80064c4:	3a01      	subs	r2, #1
 80064c6:	0112      	lsls	r2, r2, #4
 80064c8:	4311      	orrs	r1, r2
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80064ce:	0212      	lsls	r2, r2, #8
 80064d0:	4311      	orrs	r1, r2
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80064d6:	0852      	lsrs	r2, r2, #1
 80064d8:	3a01      	subs	r2, #1
 80064da:	0552      	lsls	r2, r2, #21
 80064dc:	4311      	orrs	r1, r2
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80064e2:	0852      	lsrs	r2, r2, #1
 80064e4:	3a01      	subs	r2, #1
 80064e6:	0652      	lsls	r2, r2, #25
 80064e8:	4311      	orrs	r1, r2
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80064ee:	0912      	lsrs	r2, r2, #4
 80064f0:	0452      	lsls	r2, r2, #17
 80064f2:	430a      	orrs	r2, r1
 80064f4:	494c      	ldr	r1, [pc, #304]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 80064f6:	4313      	orrs	r3, r2
 80064f8:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064fa:	4b4b      	ldr	r3, [pc, #300]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a4a      	ldr	r2, [pc, #296]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006500:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006504:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006506:	4b48      	ldr	r3, [pc, #288]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	4a47      	ldr	r2, [pc, #284]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 800650c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006510:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006512:	f7fc fc03 	bl	8002d1c <HAL_GetTick>
 8006516:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006518:	e008      	b.n	800652c <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800651a:	f7fc fbff 	bl	8002d1c <HAL_GetTick>
 800651e:	4602      	mov	r2, r0
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	2b02      	cmp	r3, #2
 8006526:	d901      	bls.n	800652c <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e078      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800652c:	4b3e      	ldr	r3, [pc, #248]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006534:	2b00      	cmp	r3, #0
 8006536:	d0f0      	beq.n	800651a <HAL_RCC_OscConfig+0x64a>
 8006538:	e070      	b.n	800661c <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800653a:	4b3b      	ldr	r3, [pc, #236]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a3a      	ldr	r2, [pc, #232]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006540:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006544:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006546:	4b38      	ldr	r3, [pc, #224]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d105      	bne.n	800655e <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006552:	4b35      	ldr	r3, [pc, #212]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006554:	68db      	ldr	r3, [r3, #12]
 8006556:	4a34      	ldr	r2, [pc, #208]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006558:	f023 0303 	bic.w	r3, r3, #3
 800655c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800655e:	4b32      	ldr	r3, [pc, #200]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	4a31      	ldr	r2, [pc, #196]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 8006564:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006568:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800656c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800656e:	f7fc fbd5 	bl	8002d1c <HAL_GetTick>
 8006572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006574:	e008      	b.n	8006588 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006576:	f7fc fbd1 	bl	8002d1c <HAL_GetTick>
 800657a:	4602      	mov	r2, r0
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	2b02      	cmp	r3, #2
 8006582:	d901      	bls.n	8006588 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8006584:	2303      	movs	r3, #3
 8006586:	e04a      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006588:	4b27      	ldr	r3, [pc, #156]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1f0      	bne.n	8006576 <HAL_RCC_OscConfig+0x6a6>
 8006594:	e042      	b.n	800661c <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800659a:	2b01      	cmp	r3, #1
 800659c:	d101      	bne.n	80065a2 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e03d      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80065a2:	4b21      	ldr	r3, [pc, #132]	; (8006628 <HAL_RCC_OscConfig+0x758>)
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	f003 0203 	and.w	r2, r3, #3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d130      	bne.n	8006618 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065c0:	3b01      	subs	r3, #1
 80065c2:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d127      	bne.n	8006618 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065d2:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d11f      	bne.n	8006618 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80065e2:	2a07      	cmp	r2, #7
 80065e4:	bf14      	ite	ne
 80065e6:	2201      	movne	r2, #1
 80065e8:	2200      	moveq	r2, #0
 80065ea:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d113      	bne.n	8006618 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065fa:	085b      	lsrs	r3, r3, #1
 80065fc:	3b01      	subs	r3, #1
 80065fe:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006600:	429a      	cmp	r2, r3
 8006602:	d109      	bne.n	8006618 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	085b      	lsrs	r3, r3, #1
 8006610:	3b01      	subs	r3, #1
 8006612:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006614:	429a      	cmp	r2, r3
 8006616:	d001      	beq.n	800661c <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	e000      	b.n	800661e <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3720      	adds	r7, #32
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
 8006626:	bf00      	nop
 8006628:	40021000 	.word	0x40021000
 800662c:	f99d808c 	.word	0xf99d808c

08006630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d101      	bne.n	8006644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	e0c8      	b.n	80067d6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006644:	4b66      	ldr	r3, [pc, #408]	; (80067e0 <HAL_RCC_ClockConfig+0x1b0>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0307 	and.w	r3, r3, #7
 800664c:	683a      	ldr	r2, [r7, #0]
 800664e:	429a      	cmp	r2, r3
 8006650:	d910      	bls.n	8006674 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006652:	4b63      	ldr	r3, [pc, #396]	; (80067e0 <HAL_RCC_ClockConfig+0x1b0>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f023 0207 	bic.w	r2, r3, #7
 800665a:	4961      	ldr	r1, [pc, #388]	; (80067e0 <HAL_RCC_ClockConfig+0x1b0>)
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	4313      	orrs	r3, r2
 8006660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006662:	4b5f      	ldr	r3, [pc, #380]	; (80067e0 <HAL_RCC_ClockConfig+0x1b0>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f003 0307 	and.w	r3, r3, #7
 800666a:	683a      	ldr	r2, [r7, #0]
 800666c:	429a      	cmp	r2, r3
 800666e:	d001      	beq.n	8006674 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	e0b0      	b.n	80067d6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0301 	and.w	r3, r3, #1
 800667c:	2b00      	cmp	r3, #0
 800667e:	d04c      	beq.n	800671a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	2b03      	cmp	r3, #3
 8006686:	d107      	bne.n	8006698 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006688:	4b56      	ldr	r3, [pc, #344]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006690:	2b00      	cmp	r3, #0
 8006692:	d121      	bne.n	80066d8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e09e      	b.n	80067d6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	2b02      	cmp	r3, #2
 800669e:	d107      	bne.n	80066b0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80066a0:	4b50      	ldr	r3, [pc, #320]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d115      	bne.n	80066d8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e092      	b.n	80067d6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d107      	bne.n	80066c8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80066b8:	4b4a      	ldr	r3, [pc, #296]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f003 0302 	and.w	r3, r3, #2
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d109      	bne.n	80066d8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e086      	b.n	80067d6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066c8:	4b46      	ldr	r3, [pc, #280]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d101      	bne.n	80066d8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e07e      	b.n	80067d6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80066d8:	4b42      	ldr	r3, [pc, #264]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	f023 0203 	bic.w	r2, r3, #3
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	493f      	ldr	r1, [pc, #252]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 80066e6:	4313      	orrs	r3, r2
 80066e8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066ea:	f7fc fb17 	bl	8002d1c <HAL_GetTick>
 80066ee:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066f0:	e00a      	b.n	8006708 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066f2:	f7fc fb13 	bl	8002d1c <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006700:	4293      	cmp	r3, r2
 8006702:	d901      	bls.n	8006708 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e066      	b.n	80067d6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006708:	4b36      	ldr	r3, [pc, #216]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f003 020c 	and.w	r2, r3, #12
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	429a      	cmp	r2, r3
 8006718:	d1eb      	bne.n	80066f2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d008      	beq.n	8006738 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006726:	4b2f      	ldr	r3, [pc, #188]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	492c      	ldr	r1, [pc, #176]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 8006734:	4313      	orrs	r3, r2
 8006736:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006738:	4b29      	ldr	r3, [pc, #164]	; (80067e0 <HAL_RCC_ClockConfig+0x1b0>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0307 	and.w	r3, r3, #7
 8006740:	683a      	ldr	r2, [r7, #0]
 8006742:	429a      	cmp	r2, r3
 8006744:	d210      	bcs.n	8006768 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006746:	4b26      	ldr	r3, [pc, #152]	; (80067e0 <HAL_RCC_ClockConfig+0x1b0>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f023 0207 	bic.w	r2, r3, #7
 800674e:	4924      	ldr	r1, [pc, #144]	; (80067e0 <HAL_RCC_ClockConfig+0x1b0>)
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	4313      	orrs	r3, r2
 8006754:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006756:	4b22      	ldr	r3, [pc, #136]	; (80067e0 <HAL_RCC_ClockConfig+0x1b0>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0307 	and.w	r3, r3, #7
 800675e:	683a      	ldr	r2, [r7, #0]
 8006760:	429a      	cmp	r2, r3
 8006762:	d001      	beq.n	8006768 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e036      	b.n	80067d6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0304 	and.w	r3, r3, #4
 8006770:	2b00      	cmp	r3, #0
 8006772:	d008      	beq.n	8006786 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006774:	4b1b      	ldr	r3, [pc, #108]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 8006776:	689b      	ldr	r3, [r3, #8]
 8006778:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	4918      	ldr	r1, [pc, #96]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 8006782:	4313      	orrs	r3, r2
 8006784:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 0308 	and.w	r3, r3, #8
 800678e:	2b00      	cmp	r3, #0
 8006790:	d009      	beq.n	80067a6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006792:	4b14      	ldr	r3, [pc, #80]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	691b      	ldr	r3, [r3, #16]
 800679e:	00db      	lsls	r3, r3, #3
 80067a0:	4910      	ldr	r1, [pc, #64]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 80067a2:	4313      	orrs	r3, r2
 80067a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80067a6:	f000 f825 	bl	80067f4 <HAL_RCC_GetSysClockFreq>
 80067aa:	4601      	mov	r1, r0
 80067ac:	4b0d      	ldr	r3, [pc, #52]	; (80067e4 <HAL_RCC_ClockConfig+0x1b4>)
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	091b      	lsrs	r3, r3, #4
 80067b2:	f003 030f 	and.w	r3, r3, #15
 80067b6:	4a0c      	ldr	r2, [pc, #48]	; (80067e8 <HAL_RCC_ClockConfig+0x1b8>)
 80067b8:	5cd3      	ldrb	r3, [r2, r3]
 80067ba:	f003 031f 	and.w	r3, r3, #31
 80067be:	fa21 f303 	lsr.w	r3, r1, r3
 80067c2:	4a0a      	ldr	r2, [pc, #40]	; (80067ec <HAL_RCC_ClockConfig+0x1bc>)
 80067c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80067c6:	4b0a      	ldr	r3, [pc, #40]	; (80067f0 <HAL_RCC_ClockConfig+0x1c0>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7fc fa5a 	bl	8002c84 <HAL_InitTick>
 80067d0:	4603      	mov	r3, r0
 80067d2:	72fb      	strb	r3, [r7, #11]

  return status;
 80067d4:	7afb      	ldrb	r3, [r7, #11]
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	40022000 	.word	0x40022000
 80067e4:	40021000 	.word	0x40021000
 80067e8:	0800ca2c 	.word	0x0800ca2c
 80067ec:	20000008 	.word	0x20000008
 80067f0:	20000020 	.word	0x20000020

080067f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b089      	sub	sp, #36	; 0x24
 80067f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80067fa:	2300      	movs	r3, #0
 80067fc:	61fb      	str	r3, [r7, #28]
 80067fe:	2300      	movs	r3, #0
 8006800:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006802:	4b3d      	ldr	r3, [pc, #244]	; (80068f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f003 030c 	and.w	r3, r3, #12
 800680a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800680c:	4b3a      	ldr	r3, [pc, #232]	; (80068f8 <HAL_RCC_GetSysClockFreq+0x104>)
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	f003 0303 	and.w	r3, r3, #3
 8006814:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d005      	beq.n	8006828 <HAL_RCC_GetSysClockFreq+0x34>
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	2b0c      	cmp	r3, #12
 8006820:	d121      	bne.n	8006866 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2b01      	cmp	r3, #1
 8006826:	d11e      	bne.n	8006866 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006828:	4b33      	ldr	r3, [pc, #204]	; (80068f8 <HAL_RCC_GetSysClockFreq+0x104>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0308 	and.w	r3, r3, #8
 8006830:	2b00      	cmp	r3, #0
 8006832:	d107      	bne.n	8006844 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006834:	4b30      	ldr	r3, [pc, #192]	; (80068f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006836:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800683a:	0a1b      	lsrs	r3, r3, #8
 800683c:	f003 030f 	and.w	r3, r3, #15
 8006840:	61fb      	str	r3, [r7, #28]
 8006842:	e005      	b.n	8006850 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006844:	4b2c      	ldr	r3, [pc, #176]	; (80068f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	091b      	lsrs	r3, r3, #4
 800684a:	f003 030f 	and.w	r3, r3, #15
 800684e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006850:	4a2a      	ldr	r2, [pc, #168]	; (80068fc <HAL_RCC_GetSysClockFreq+0x108>)
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006858:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d10d      	bne.n	800687c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006864:	e00a      	b.n	800687c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	2b04      	cmp	r3, #4
 800686a:	d102      	bne.n	8006872 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800686c:	4b24      	ldr	r3, [pc, #144]	; (8006900 <HAL_RCC_GetSysClockFreq+0x10c>)
 800686e:	61bb      	str	r3, [r7, #24]
 8006870:	e004      	b.n	800687c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	2b08      	cmp	r3, #8
 8006876:	d101      	bne.n	800687c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006878:	4b22      	ldr	r3, [pc, #136]	; (8006904 <HAL_RCC_GetSysClockFreq+0x110>)
 800687a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	2b0c      	cmp	r3, #12
 8006880:	d133      	bne.n	80068ea <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006882:	4b1d      	ldr	r3, [pc, #116]	; (80068f8 <HAL_RCC_GetSysClockFreq+0x104>)
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	f003 0303 	and.w	r3, r3, #3
 800688a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	2b02      	cmp	r3, #2
 8006890:	d002      	beq.n	8006898 <HAL_RCC_GetSysClockFreq+0xa4>
 8006892:	2b03      	cmp	r3, #3
 8006894:	d003      	beq.n	800689e <HAL_RCC_GetSysClockFreq+0xaa>
 8006896:	e005      	b.n	80068a4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006898:	4b19      	ldr	r3, [pc, #100]	; (8006900 <HAL_RCC_GetSysClockFreq+0x10c>)
 800689a:	617b      	str	r3, [r7, #20]
      break;
 800689c:	e005      	b.n	80068aa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800689e:	4b19      	ldr	r3, [pc, #100]	; (8006904 <HAL_RCC_GetSysClockFreq+0x110>)
 80068a0:	617b      	str	r3, [r7, #20]
      break;
 80068a2:	e002      	b.n	80068aa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	617b      	str	r3, [r7, #20]
      break;
 80068a8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80068aa:	4b13      	ldr	r3, [pc, #76]	; (80068f8 <HAL_RCC_GetSysClockFreq+0x104>)
 80068ac:	68db      	ldr	r3, [r3, #12]
 80068ae:	091b      	lsrs	r3, r3, #4
 80068b0:	f003 0307 	and.w	r3, r3, #7
 80068b4:	3301      	adds	r3, #1
 80068b6:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80068b8:	4b0f      	ldr	r3, [pc, #60]	; (80068f8 <HAL_RCC_GetSysClockFreq+0x104>)
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	0a1b      	lsrs	r3, r3, #8
 80068be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	fb02 f203 	mul.w	r2, r2, r3
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80068ce:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80068d0:	4b09      	ldr	r3, [pc, #36]	; (80068f8 <HAL_RCC_GetSysClockFreq+0x104>)
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	0e5b      	lsrs	r3, r3, #25
 80068d6:	f003 0303 	and.w	r3, r3, #3
 80068da:	3301      	adds	r3, #1
 80068dc:	005b      	lsls	r3, r3, #1
 80068de:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80068e0:	697a      	ldr	r2, [r7, #20]
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068e8:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80068ea:	69bb      	ldr	r3, [r7, #24]
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3724      	adds	r7, #36	; 0x24
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr
 80068f8:	40021000 	.word	0x40021000
 80068fc:	0800ca44 	.word	0x0800ca44
 8006900:	00f42400 	.word	0x00f42400
 8006904:	007a1200 	.word	0x007a1200

08006908 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006908:	b480      	push	{r7}
 800690a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800690c:	4b03      	ldr	r3, [pc, #12]	; (800691c <HAL_RCC_GetHCLKFreq+0x14>)
 800690e:	681b      	ldr	r3, [r3, #0]
}
 8006910:	4618      	mov	r0, r3
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	20000008 	.word	0x20000008

08006920 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006924:	f7ff fff0 	bl	8006908 <HAL_RCC_GetHCLKFreq>
 8006928:	4601      	mov	r1, r0
 800692a:	4b06      	ldr	r3, [pc, #24]	; (8006944 <HAL_RCC_GetPCLK1Freq+0x24>)
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	0a1b      	lsrs	r3, r3, #8
 8006930:	f003 0307 	and.w	r3, r3, #7
 8006934:	4a04      	ldr	r2, [pc, #16]	; (8006948 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006936:	5cd3      	ldrb	r3, [r2, r3]
 8006938:	f003 031f 	and.w	r3, r3, #31
 800693c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006940:	4618      	mov	r0, r3
 8006942:	bd80      	pop	{r7, pc}
 8006944:	40021000 	.word	0x40021000
 8006948:	0800ca3c 	.word	0x0800ca3c

0800694c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006950:	f7ff ffda 	bl	8006908 <HAL_RCC_GetHCLKFreq>
 8006954:	4601      	mov	r1, r0
 8006956:	4b06      	ldr	r3, [pc, #24]	; (8006970 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	0adb      	lsrs	r3, r3, #11
 800695c:	f003 0307 	and.w	r3, r3, #7
 8006960:	4a04      	ldr	r2, [pc, #16]	; (8006974 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006962:	5cd3      	ldrb	r3, [r2, r3]
 8006964:	f003 031f 	and.w	r3, r3, #31
 8006968:	fa21 f303 	lsr.w	r3, r1, r3
}
 800696c:	4618      	mov	r0, r3
 800696e:	bd80      	pop	{r7, pc}
 8006970:	40021000 	.word	0x40021000
 8006974:	0800ca3c 	.word	0x0800ca3c

08006978 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006980:	2300      	movs	r3, #0
 8006982:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006984:	4b2a      	ldr	r3, [pc, #168]	; (8006a30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006986:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d003      	beq.n	8006998 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006990:	f7ff f962 	bl	8005c58 <HAL_PWREx_GetVoltageRange>
 8006994:	6178      	str	r0, [r7, #20]
 8006996:	e014      	b.n	80069c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006998:	4b25      	ldr	r3, [pc, #148]	; (8006a30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800699a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800699c:	4a24      	ldr	r2, [pc, #144]	; (8006a30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800699e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069a2:	6593      	str	r3, [r2, #88]	; 0x58
 80069a4:	4b22      	ldr	r3, [pc, #136]	; (8006a30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80069a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069ac:	60fb      	str	r3, [r7, #12]
 80069ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80069b0:	f7ff f952 	bl	8005c58 <HAL_PWREx_GetVoltageRange>
 80069b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80069b6:	4b1e      	ldr	r3, [pc, #120]	; (8006a30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80069b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069ba:	4a1d      	ldr	r2, [pc, #116]	; (8006a30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80069bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80069c0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069c8:	d10b      	bne.n	80069e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2b80      	cmp	r3, #128	; 0x80
 80069ce:	d919      	bls.n	8006a04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2ba0      	cmp	r3, #160	; 0xa0
 80069d4:	d902      	bls.n	80069dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80069d6:	2302      	movs	r3, #2
 80069d8:	613b      	str	r3, [r7, #16]
 80069da:	e013      	b.n	8006a04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80069dc:	2301      	movs	r3, #1
 80069de:	613b      	str	r3, [r7, #16]
 80069e0:	e010      	b.n	8006a04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2b80      	cmp	r3, #128	; 0x80
 80069e6:	d902      	bls.n	80069ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80069e8:	2303      	movs	r3, #3
 80069ea:	613b      	str	r3, [r7, #16]
 80069ec:	e00a      	b.n	8006a04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2b80      	cmp	r3, #128	; 0x80
 80069f2:	d102      	bne.n	80069fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80069f4:	2302      	movs	r3, #2
 80069f6:	613b      	str	r3, [r7, #16]
 80069f8:	e004      	b.n	8006a04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2b70      	cmp	r3, #112	; 0x70
 80069fe:	d101      	bne.n	8006a04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006a00:	2301      	movs	r3, #1
 8006a02:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006a04:	4b0b      	ldr	r3, [pc, #44]	; (8006a34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f023 0207 	bic.w	r2, r3, #7
 8006a0c:	4909      	ldr	r1, [pc, #36]	; (8006a34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006a14:	4b07      	ldr	r3, [pc, #28]	; (8006a34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	693a      	ldr	r2, [r7, #16]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	d001      	beq.n	8006a26 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e000      	b.n	8006a28 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006a26:	2300      	movs	r3, #0
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3718      	adds	r7, #24
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	40021000 	.word	0x40021000
 8006a34:	40022000 	.word	0x40022000

08006a38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b086      	sub	sp, #24
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006a40:	2300      	movs	r3, #0
 8006a42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006a44:	2300      	movs	r3, #0
 8006a46:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d03f      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a5c:	d01c      	beq.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8006a5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a62:	d802      	bhi.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00e      	beq.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8006a68:	e01f      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x72>
 8006a6a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006a6e:	d003      	beq.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006a70:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006a74:	d01c      	beq.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8006a76:	e018      	b.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a78:	4b85      	ldr	r3, [pc, #532]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	4a84      	ldr	r2, [pc, #528]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006a7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a82:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a84:	e015      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	3304      	adds	r3, #4
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f000 fac9 	bl	8007024 <RCCEx_PLLSAI1_Config>
 8006a92:	4603      	mov	r3, r0
 8006a94:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006a96:	e00c      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	3320      	adds	r3, #32
 8006a9c:	2100      	movs	r1, #0
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 fbb0 	bl	8007204 <RCCEx_PLLSAI2_Config>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006aa8:	e003      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	74fb      	strb	r3, [r7, #19]
      break;
 8006aae:	e000      	b.n	8006ab2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8006ab0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ab2:	7cfb      	ldrb	r3, [r7, #19]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d10b      	bne.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ab8:	4b75      	ldr	r3, [pc, #468]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006abe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006ac6:	4972      	ldr	r1, [pc, #456]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006ace:	e001      	b.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ad0:	7cfb      	ldrb	r3, [r7, #19]
 8006ad2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d03f      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ae4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ae8:	d01c      	beq.n	8006b24 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006aea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006aee:	d802      	bhi.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d00e      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8006af4:	e01f      	b.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006af6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006afa:	d003      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8006afc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006b00:	d01c      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x104>
 8006b02:	e018      	b.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006b04:	4b62      	ldr	r3, [pc, #392]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	4a61      	ldr	r2, [pc, #388]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b0e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b10:	e015      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	3304      	adds	r3, #4
 8006b16:	2100      	movs	r1, #0
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 fa83 	bl	8007024 <RCCEx_PLLSAI1_Config>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b22:	e00c      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	3320      	adds	r3, #32
 8006b28:	2100      	movs	r1, #0
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	f000 fb6a 	bl	8007204 <RCCEx_PLLSAI2_Config>
 8006b30:	4603      	mov	r3, r0
 8006b32:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006b34:	e003      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	74fb      	strb	r3, [r7, #19]
      break;
 8006b3a:	e000      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006b3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b3e:	7cfb      	ldrb	r3, [r7, #19]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d10b      	bne.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006b44:	4b52      	ldr	r3, [pc, #328]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b4a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006b52:	494f      	ldr	r1, [pc, #316]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b54:	4313      	orrs	r3, r2
 8006b56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006b5a:	e001      	b.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b5c:	7cfb      	ldrb	r3, [r7, #19]
 8006b5e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 80a0 	beq.w	8006cae <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b72:	4b47      	ldr	r3, [pc, #284]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d101      	bne.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	e000      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8006b82:	2300      	movs	r3, #0
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00d      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b88:	4b41      	ldr	r3, [pc, #260]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8c:	4a40      	ldr	r2, [pc, #256]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b92:	6593      	str	r3, [r2, #88]	; 0x58
 8006b94:	4b3e      	ldr	r3, [pc, #248]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006b96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b9c:	60bb      	str	r3, [r7, #8]
 8006b9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ba4:	4b3b      	ldr	r3, [pc, #236]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a3a      	ldr	r2, [pc, #232]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bae:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006bb0:	f7fc f8b4 	bl	8002d1c <HAL_GetTick>
 8006bb4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006bb6:	e009      	b.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bb8:	f7fc f8b0 	bl	8002d1c <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d902      	bls.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	74fb      	strb	r3, [r7, #19]
        break;
 8006bca:	e005      	b.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006bcc:	4b31      	ldr	r3, [pc, #196]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d0ef      	beq.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8006bd8:	7cfb      	ldrb	r3, [r7, #19]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d15c      	bne.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006bde:	4b2c      	ldr	r3, [pc, #176]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006be4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006be8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d01f      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d019      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006bfc:	4b24      	ldr	r3, [pc, #144]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c06:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c08:	4b21      	ldr	r3, [pc, #132]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c0e:	4a20      	ldr	r2, [pc, #128]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c18:	4b1d      	ldr	r3, [pc, #116]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c1e:	4a1c      	ldr	r2, [pc, #112]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006c28:	4a19      	ldr	r2, [pc, #100]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d016      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c3a:	f7fc f86f 	bl	8002d1c <HAL_GetTick>
 8006c3e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c40:	e00b      	b.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c42:	f7fc f86b 	bl	8002d1c <HAL_GetTick>
 8006c46:	4602      	mov	r2, r0
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	1ad3      	subs	r3, r2, r3
 8006c4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d902      	bls.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	74fb      	strb	r3, [r7, #19]
            break;
 8006c58:	e006      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c5a:	4b0d      	ldr	r3, [pc, #52]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c60:	f003 0302 	and.w	r3, r3, #2
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d0ec      	beq.n	8006c42 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8006c68:	7cfb      	ldrb	r3, [r7, #19]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d10c      	bne.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c6e:	4b08      	ldr	r3, [pc, #32]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c74:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c7e:	4904      	ldr	r1, [pc, #16]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006c80:	4313      	orrs	r3, r2
 8006c82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006c86:	e009      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c88:	7cfb      	ldrb	r3, [r7, #19]
 8006c8a:	74bb      	strb	r3, [r7, #18]
 8006c8c:	e006      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8006c8e:	bf00      	nop
 8006c90:	40021000 	.word	0x40021000
 8006c94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c98:	7cfb      	ldrb	r3, [r7, #19]
 8006c9a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c9c:	7c7b      	ldrb	r3, [r7, #17]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d105      	bne.n	8006cae <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ca2:	4b9e      	ldr	r3, [pc, #632]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ca6:	4a9d      	ldr	r2, [pc, #628]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006ca8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cac:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00a      	beq.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006cba:	4b98      	ldr	r3, [pc, #608]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cc0:	f023 0203 	bic.w	r2, r3, #3
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc8:	4994      	ldr	r1, [pc, #592]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f003 0302 	and.w	r3, r3, #2
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00a      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006cdc:	4b8f      	ldr	r3, [pc, #572]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ce2:	f023 020c 	bic.w	r2, r3, #12
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cea:	498c      	ldr	r1, [pc, #560]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006cec:	4313      	orrs	r3, r2
 8006cee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 0304 	and.w	r3, r3, #4
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00a      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006cfe:	4b87      	ldr	r3, [pc, #540]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d04:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d0c:	4983      	ldr	r1, [pc, #524]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f003 0308 	and.w	r3, r3, #8
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d00a      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006d20:	4b7e      	ldr	r3, [pc, #504]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d26:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d2e:	497b      	ldr	r1, [pc, #492]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f003 0310 	and.w	r3, r3, #16
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00a      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006d42:	4b76      	ldr	r3, [pc, #472]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d50:	4972      	ldr	r1, [pc, #456]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d52:	4313      	orrs	r3, r2
 8006d54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0320 	and.w	r3, r3, #32
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d00a      	beq.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006d64:	4b6d      	ldr	r3, [pc, #436]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d6a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d72:	496a      	ldr	r1, [pc, #424]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d74:	4313      	orrs	r3, r2
 8006d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00a      	beq.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d86:	4b65      	ldr	r3, [pc, #404]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d8c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d94:	4961      	ldr	r1, [pc, #388]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006d96:	4313      	orrs	r3, r2
 8006d98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00a      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006da8:	4b5c      	ldr	r3, [pc, #368]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006db6:	4959      	ldr	r1, [pc, #356]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006db8:	4313      	orrs	r3, r2
 8006dba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d00a      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006dca:	4b54      	ldr	r3, [pc, #336]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006dcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dd0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dd8:	4950      	ldr	r1, [pc, #320]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d00a      	beq.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006dec:	4b4b      	ldr	r3, [pc, #300]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006df2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dfa:	4948      	ldr	r1, [pc, #288]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00a      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006e0e:	4b43      	ldr	r3, [pc, #268]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e14:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e1c:	493f      	ldr	r1, [pc, #252]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d028      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006e30:	4b3a      	ldr	r3, [pc, #232]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e36:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e3e:	4937      	ldr	r1, [pc, #220]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e40:	4313      	orrs	r3, r2
 8006e42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e4e:	d106      	bne.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e50:	4b32      	ldr	r3, [pc, #200]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	4a31      	ldr	r2, [pc, #196]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e5a:	60d3      	str	r3, [r2, #12]
 8006e5c:	e011      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e66:	d10c      	bne.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	3304      	adds	r3, #4
 8006e6c:	2101      	movs	r1, #1
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f000 f8d8 	bl	8007024 <RCCEx_PLLSAI1_Config>
 8006e74:	4603      	mov	r3, r0
 8006e76:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006e78:	7cfb      	ldrb	r3, [r7, #19]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d001      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8006e7e:	7cfb      	ldrb	r3, [r7, #19]
 8006e80:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d028      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006e8e:	4b23      	ldr	r3, [pc, #140]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e94:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e9c:	491f      	ldr	r1, [pc, #124]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ea8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006eac:	d106      	bne.n	8006ebc <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006eae:	4b1b      	ldr	r3, [pc, #108]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	4a1a      	ldr	r2, [pc, #104]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006eb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006eb8:	60d3      	str	r3, [r2, #12]
 8006eba:	e011      	b.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ec0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ec4:	d10c      	bne.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	3304      	adds	r3, #4
 8006eca:	2101      	movs	r1, #1
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f000 f8a9 	bl	8007024 <RCCEx_PLLSAI1_Config>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ed6:	7cfb      	ldrb	r3, [r7, #19]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d001      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8006edc:	7cfb      	ldrb	r3, [r7, #19]
 8006ede:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d02b      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006eec:	4b0b      	ldr	r3, [pc, #44]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ef2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006efa:	4908      	ldr	r1, [pc, #32]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006efc:	4313      	orrs	r3, r2
 8006efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f0a:	d109      	bne.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f0c:	4b03      	ldr	r3, [pc, #12]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	4a02      	ldr	r2, [pc, #8]	; (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8006f12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f16:	60d3      	str	r3, [r2, #12]
 8006f18:	e014      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8006f1a:	bf00      	nop
 8006f1c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006f24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006f28:	d10c      	bne.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	3304      	adds	r3, #4
 8006f2e:	2101      	movs	r1, #1
 8006f30:	4618      	mov	r0, r3
 8006f32:	f000 f877 	bl	8007024 <RCCEx_PLLSAI1_Config>
 8006f36:	4603      	mov	r3, r0
 8006f38:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f3a:	7cfb      	ldrb	r3, [r7, #19]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d001      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8006f40:	7cfb      	ldrb	r3, [r7, #19]
 8006f42:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d02f      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006f50:	4b2b      	ldr	r3, [pc, #172]	; (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f56:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f5e:	4928      	ldr	r1, [pc, #160]	; (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f60:	4313      	orrs	r3, r2
 8006f62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f6e:	d10d      	bne.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	3304      	adds	r3, #4
 8006f74:	2102      	movs	r1, #2
 8006f76:	4618      	mov	r0, r3
 8006f78:	f000 f854 	bl	8007024 <RCCEx_PLLSAI1_Config>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f80:	7cfb      	ldrb	r3, [r7, #19]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d014      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8006f86:	7cfb      	ldrb	r3, [r7, #19]
 8006f88:	74bb      	strb	r3, [r7, #18]
 8006f8a:	e011      	b.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006f94:	d10c      	bne.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	3320      	adds	r3, #32
 8006f9a:	2102      	movs	r1, #2
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f000 f931 	bl	8007204 <RCCEx_PLLSAI2_Config>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006fa6:	7cfb      	ldrb	r3, [r7, #19]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d001      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8006fac:	7cfb      	ldrb	r3, [r7, #19]
 8006fae:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d00a      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006fbc:	4b10      	ldr	r3, [pc, #64]	; (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fc2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006fca:	490d      	ldr	r1, [pc, #52]	; (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00b      	beq.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006fde:	4b08      	ldr	r3, [pc, #32]	; (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fe4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006fee:	4904      	ldr	r1, [pc, #16]	; (8007000 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006ff6:	7cbb      	ldrb	r3, [r7, #18]
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3718      	adds	r7, #24
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	40021000 	.word	0x40021000

08007004 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007004:	b480      	push	{r7}
 8007006:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007008:	4b05      	ldr	r3, [pc, #20]	; (8007020 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a04      	ldr	r2, [pc, #16]	; (8007020 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800700e:	f043 0304 	orr.w	r3, r3, #4
 8007012:	6013      	str	r3, [r2, #0]
}
 8007014:	bf00      	nop
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	40021000 	.word	0x40021000

08007024 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b084      	sub	sp, #16
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800702e:	2300      	movs	r3, #0
 8007030:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007032:	4b73      	ldr	r3, [pc, #460]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f003 0303 	and.w	r3, r3, #3
 800703a:	2b00      	cmp	r3, #0
 800703c:	d018      	beq.n	8007070 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800703e:	4b70      	ldr	r3, [pc, #448]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	f003 0203 	and.w	r2, r3, #3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	429a      	cmp	r2, r3
 800704c:	d10d      	bne.n	800706a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
       ||
 8007052:	2b00      	cmp	r3, #0
 8007054:	d009      	beq.n	800706a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007056:	4b6a      	ldr	r3, [pc, #424]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007058:	68db      	ldr	r3, [r3, #12]
 800705a:	091b      	lsrs	r3, r3, #4
 800705c:	f003 0307 	and.w	r3, r3, #7
 8007060:	1c5a      	adds	r2, r3, #1
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	685b      	ldr	r3, [r3, #4]
       ||
 8007066:	429a      	cmp	r2, r3
 8007068:	d044      	beq.n	80070f4 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	73fb      	strb	r3, [r7, #15]
 800706e:	e041      	b.n	80070f4 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	2b02      	cmp	r3, #2
 8007076:	d00c      	beq.n	8007092 <RCCEx_PLLSAI1_Config+0x6e>
 8007078:	2b03      	cmp	r3, #3
 800707a:	d013      	beq.n	80070a4 <RCCEx_PLLSAI1_Config+0x80>
 800707c:	2b01      	cmp	r3, #1
 800707e:	d120      	bne.n	80070c2 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007080:	4b5f      	ldr	r3, [pc, #380]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0302 	and.w	r3, r3, #2
 8007088:	2b00      	cmp	r3, #0
 800708a:	d11d      	bne.n	80070c8 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007090:	e01a      	b.n	80070c8 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007092:	4b5b      	ldr	r3, [pc, #364]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800709a:	2b00      	cmp	r3, #0
 800709c:	d116      	bne.n	80070cc <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070a2:	e013      	b.n	80070cc <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80070a4:	4b56      	ldr	r3, [pc, #344]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d10f      	bne.n	80070d0 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80070b0:	4b53      	ldr	r3, [pc, #332]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d109      	bne.n	80070d0 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80070c0:	e006      	b.n	80070d0 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	73fb      	strb	r3, [r7, #15]
      break;
 80070c6:	e004      	b.n	80070d2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80070c8:	bf00      	nop
 80070ca:	e002      	b.n	80070d2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80070cc:	bf00      	nop
 80070ce:	e000      	b.n	80070d2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80070d0:	bf00      	nop
    }

    if(status == HAL_OK)
 80070d2:	7bfb      	ldrb	r3, [r7, #15]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d10d      	bne.n	80070f4 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80070d8:	4b49      	ldr	r3, [pc, #292]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6819      	ldr	r1, [r3, #0]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	3b01      	subs	r3, #1
 80070ea:	011b      	lsls	r3, r3, #4
 80070ec:	430b      	orrs	r3, r1
 80070ee:	4944      	ldr	r1, [pc, #272]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070f0:	4313      	orrs	r3, r2
 80070f2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80070f4:	7bfb      	ldrb	r3, [r7, #15]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d17d      	bne.n	80071f6 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80070fa:	4b41      	ldr	r3, [pc, #260]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a40      	ldr	r2, [pc, #256]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007100:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007104:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007106:	f7fb fe09 	bl	8002d1c <HAL_GetTick>
 800710a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800710c:	e009      	b.n	8007122 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800710e:	f7fb fe05 	bl	8002d1c <HAL_GetTick>
 8007112:	4602      	mov	r2, r0
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	2b02      	cmp	r3, #2
 800711a:	d902      	bls.n	8007122 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800711c:	2303      	movs	r3, #3
 800711e:	73fb      	strb	r3, [r7, #15]
        break;
 8007120:	e005      	b.n	800712e <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007122:	4b37      	ldr	r3, [pc, #220]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1ef      	bne.n	800710e <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800712e:	7bfb      	ldrb	r3, [r7, #15]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d160      	bne.n	80071f6 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d111      	bne.n	800715e <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800713a:	4b31      	ldr	r3, [pc, #196]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	6892      	ldr	r2, [r2, #8]
 800714a:	0211      	lsls	r1, r2, #8
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	68d2      	ldr	r2, [r2, #12]
 8007150:	0912      	lsrs	r2, r2, #4
 8007152:	0452      	lsls	r2, r2, #17
 8007154:	430a      	orrs	r2, r1
 8007156:	492a      	ldr	r1, [pc, #168]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007158:	4313      	orrs	r3, r2
 800715a:	610b      	str	r3, [r1, #16]
 800715c:	e027      	b.n	80071ae <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	2b01      	cmp	r3, #1
 8007162:	d112      	bne.n	800718a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007164:	4b26      	ldr	r3, [pc, #152]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007166:	691b      	ldr	r3, [r3, #16]
 8007168:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800716c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	6892      	ldr	r2, [r2, #8]
 8007174:	0211      	lsls	r1, r2, #8
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	6912      	ldr	r2, [r2, #16]
 800717a:	0852      	lsrs	r2, r2, #1
 800717c:	3a01      	subs	r2, #1
 800717e:	0552      	lsls	r2, r2, #21
 8007180:	430a      	orrs	r2, r1
 8007182:	491f      	ldr	r1, [pc, #124]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007184:	4313      	orrs	r3, r2
 8007186:	610b      	str	r3, [r1, #16]
 8007188:	e011      	b.n	80071ae <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800718a:	4b1d      	ldr	r3, [pc, #116]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 800718c:	691b      	ldr	r3, [r3, #16]
 800718e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007192:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	6892      	ldr	r2, [r2, #8]
 800719a:	0211      	lsls	r1, r2, #8
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	6952      	ldr	r2, [r2, #20]
 80071a0:	0852      	lsrs	r2, r2, #1
 80071a2:	3a01      	subs	r2, #1
 80071a4:	0652      	lsls	r2, r2, #25
 80071a6:	430a      	orrs	r2, r1
 80071a8:	4915      	ldr	r1, [pc, #84]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80071ae:	4b14      	ldr	r3, [pc, #80]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a13      	ldr	r2, [pc, #76]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80071b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80071b8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ba:	f7fb fdaf 	bl	8002d1c <HAL_GetTick>
 80071be:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80071c0:	e009      	b.n	80071d6 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80071c2:	f7fb fdab 	bl	8002d1c <HAL_GetTick>
 80071c6:	4602      	mov	r2, r0
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	d902      	bls.n	80071d6 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80071d0:	2303      	movs	r3, #3
 80071d2:	73fb      	strb	r3, [r7, #15]
          break;
 80071d4:	e005      	b.n	80071e2 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80071d6:	4b0a      	ldr	r3, [pc, #40]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d0ef      	beq.n	80071c2 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 80071e2:	7bfb      	ldrb	r3, [r7, #15]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d106      	bne.n	80071f6 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80071e8:	4b05      	ldr	r3, [pc, #20]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80071ea:	691a      	ldr	r2, [r3, #16]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	699b      	ldr	r3, [r3, #24]
 80071f0:	4903      	ldr	r1, [pc, #12]	; (8007200 <RCCEx_PLLSAI1_Config+0x1dc>)
 80071f2:	4313      	orrs	r3, r2
 80071f4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80071f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	40021000 	.word	0x40021000

08007204 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800720e:	2300      	movs	r3, #0
 8007210:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007212:	4b68      	ldr	r3, [pc, #416]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	f003 0303 	and.w	r3, r3, #3
 800721a:	2b00      	cmp	r3, #0
 800721c:	d018      	beq.n	8007250 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800721e:	4b65      	ldr	r3, [pc, #404]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	f003 0203 	and.w	r2, r3, #3
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	429a      	cmp	r2, r3
 800722c:	d10d      	bne.n	800724a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
       ||
 8007232:	2b00      	cmp	r3, #0
 8007234:	d009      	beq.n	800724a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007236:	4b5f      	ldr	r3, [pc, #380]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	091b      	lsrs	r3, r3, #4
 800723c:	f003 0307 	and.w	r3, r3, #7
 8007240:	1c5a      	adds	r2, r3, #1
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	685b      	ldr	r3, [r3, #4]
       ||
 8007246:	429a      	cmp	r2, r3
 8007248:	d044      	beq.n	80072d4 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	73fb      	strb	r3, [r7, #15]
 800724e:	e041      	b.n	80072d4 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b02      	cmp	r3, #2
 8007256:	d00c      	beq.n	8007272 <RCCEx_PLLSAI2_Config+0x6e>
 8007258:	2b03      	cmp	r3, #3
 800725a:	d013      	beq.n	8007284 <RCCEx_PLLSAI2_Config+0x80>
 800725c:	2b01      	cmp	r3, #1
 800725e:	d120      	bne.n	80072a2 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007260:	4b54      	ldr	r3, [pc, #336]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 0302 	and.w	r3, r3, #2
 8007268:	2b00      	cmp	r3, #0
 800726a:	d11d      	bne.n	80072a8 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007270:	e01a      	b.n	80072a8 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007272:	4b50      	ldr	r3, [pc, #320]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800727a:	2b00      	cmp	r3, #0
 800727c:	d116      	bne.n	80072ac <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007282:	e013      	b.n	80072ac <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007284:	4b4b      	ldr	r3, [pc, #300]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d10f      	bne.n	80072b0 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007290:	4b48      	ldr	r3, [pc, #288]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007298:	2b00      	cmp	r3, #0
 800729a:	d109      	bne.n	80072b0 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80072a0:	e006      	b.n	80072b0 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	73fb      	strb	r3, [r7, #15]
      break;
 80072a6:	e004      	b.n	80072b2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80072a8:	bf00      	nop
 80072aa:	e002      	b.n	80072b2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80072ac:	bf00      	nop
 80072ae:	e000      	b.n	80072b2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80072b0:	bf00      	nop
    }

    if(status == HAL_OK)
 80072b2:	7bfb      	ldrb	r3, [r7, #15]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10d      	bne.n	80072d4 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80072b8:	4b3e      	ldr	r3, [pc, #248]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6819      	ldr	r1, [r3, #0]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	3b01      	subs	r3, #1
 80072ca:	011b      	lsls	r3, r3, #4
 80072cc:	430b      	orrs	r3, r1
 80072ce:	4939      	ldr	r1, [pc, #228]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80072d0:	4313      	orrs	r3, r2
 80072d2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80072d4:	7bfb      	ldrb	r3, [r7, #15]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d167      	bne.n	80073aa <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80072da:	4b36      	ldr	r3, [pc, #216]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a35      	ldr	r2, [pc, #212]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80072e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072e6:	f7fb fd19 	bl	8002d1c <HAL_GetTick>
 80072ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80072ec:	e009      	b.n	8007302 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80072ee:	f7fb fd15 	bl	8002d1c <HAL_GetTick>
 80072f2:	4602      	mov	r2, r0
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	1ad3      	subs	r3, r2, r3
 80072f8:	2b02      	cmp	r3, #2
 80072fa:	d902      	bls.n	8007302 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	73fb      	strb	r3, [r7, #15]
        break;
 8007300:	e005      	b.n	800730e <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007302:	4b2c      	ldr	r3, [pc, #176]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1ef      	bne.n	80072ee <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800730e:	7bfb      	ldrb	r3, [r7, #15]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d14a      	bne.n	80073aa <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d111      	bne.n	800733e <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800731a:	4b26      	ldr	r3, [pc, #152]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800731c:	695b      	ldr	r3, [r3, #20]
 800731e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007322:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	6892      	ldr	r2, [r2, #8]
 800732a:	0211      	lsls	r1, r2, #8
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	68d2      	ldr	r2, [r2, #12]
 8007330:	0912      	lsrs	r2, r2, #4
 8007332:	0452      	lsls	r2, r2, #17
 8007334:	430a      	orrs	r2, r1
 8007336:	491f      	ldr	r1, [pc, #124]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007338:	4313      	orrs	r3, r2
 800733a:	614b      	str	r3, [r1, #20]
 800733c:	e011      	b.n	8007362 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800733e:	4b1d      	ldr	r3, [pc, #116]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007340:	695b      	ldr	r3, [r3, #20]
 8007342:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007346:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	6892      	ldr	r2, [r2, #8]
 800734e:	0211      	lsls	r1, r2, #8
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	6912      	ldr	r2, [r2, #16]
 8007354:	0852      	lsrs	r2, r2, #1
 8007356:	3a01      	subs	r2, #1
 8007358:	0652      	lsls	r2, r2, #25
 800735a:	430a      	orrs	r2, r1
 800735c:	4915      	ldr	r1, [pc, #84]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800735e:	4313      	orrs	r3, r2
 8007360:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007362:	4b14      	ldr	r3, [pc, #80]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a13      	ldr	r2, [pc, #76]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800736c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800736e:	f7fb fcd5 	bl	8002d1c <HAL_GetTick>
 8007372:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007374:	e009      	b.n	800738a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007376:	f7fb fcd1 	bl	8002d1c <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	2b02      	cmp	r3, #2
 8007382:	d902      	bls.n	800738a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	73fb      	strb	r3, [r7, #15]
          break;
 8007388:	e005      	b.n	8007396 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800738a:	4b0a      	ldr	r3, [pc, #40]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007392:	2b00      	cmp	r3, #0
 8007394:	d0ef      	beq.n	8007376 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8007396:	7bfb      	ldrb	r3, [r7, #15]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d106      	bne.n	80073aa <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800739c:	4b05      	ldr	r3, [pc, #20]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800739e:	695a      	ldr	r2, [r3, #20]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	695b      	ldr	r3, [r3, #20]
 80073a4:	4903      	ldr	r1, [pc, #12]	; (80073b4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80073a6:	4313      	orrs	r3, r2
 80073a8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	40021000 	.word	0x40021000

080073b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e01d      	b.n	8007406 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d106      	bne.n	80073e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f7fa fd5a 	bl	8001e98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2202      	movs	r2, #2
 80073e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	3304      	adds	r3, #4
 80073f4:	4619      	mov	r1, r3
 80073f6:	4610      	mov	r0, r2
 80073f8:	f000 f80a 	bl	8007410 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
	...

08007410 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007410:	b480      	push	{r7}
 8007412:	b085      	sub	sp, #20
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	4a40      	ldr	r2, [pc, #256]	; (8007524 <TIM_Base_SetConfig+0x114>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d013      	beq.n	8007450 <TIM_Base_SetConfig+0x40>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800742e:	d00f      	beq.n	8007450 <TIM_Base_SetConfig+0x40>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	4a3d      	ldr	r2, [pc, #244]	; (8007528 <TIM_Base_SetConfig+0x118>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d00b      	beq.n	8007450 <TIM_Base_SetConfig+0x40>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	4a3c      	ldr	r2, [pc, #240]	; (800752c <TIM_Base_SetConfig+0x11c>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d007      	beq.n	8007450 <TIM_Base_SetConfig+0x40>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	4a3b      	ldr	r2, [pc, #236]	; (8007530 <TIM_Base_SetConfig+0x120>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d003      	beq.n	8007450 <TIM_Base_SetConfig+0x40>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4a3a      	ldr	r2, [pc, #232]	; (8007534 <TIM_Base_SetConfig+0x124>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d108      	bne.n	8007462 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007456:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	685b      	ldr	r3, [r3, #4]
 800745c:	68fa      	ldr	r2, [r7, #12]
 800745e:	4313      	orrs	r3, r2
 8007460:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	4a2f      	ldr	r2, [pc, #188]	; (8007524 <TIM_Base_SetConfig+0x114>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d01f      	beq.n	80074aa <TIM_Base_SetConfig+0x9a>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007470:	d01b      	beq.n	80074aa <TIM_Base_SetConfig+0x9a>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	4a2c      	ldr	r2, [pc, #176]	; (8007528 <TIM_Base_SetConfig+0x118>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d017      	beq.n	80074aa <TIM_Base_SetConfig+0x9a>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	4a2b      	ldr	r2, [pc, #172]	; (800752c <TIM_Base_SetConfig+0x11c>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d013      	beq.n	80074aa <TIM_Base_SetConfig+0x9a>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	4a2a      	ldr	r2, [pc, #168]	; (8007530 <TIM_Base_SetConfig+0x120>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d00f      	beq.n	80074aa <TIM_Base_SetConfig+0x9a>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a29      	ldr	r2, [pc, #164]	; (8007534 <TIM_Base_SetConfig+0x124>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d00b      	beq.n	80074aa <TIM_Base_SetConfig+0x9a>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4a28      	ldr	r2, [pc, #160]	; (8007538 <TIM_Base_SetConfig+0x128>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d007      	beq.n	80074aa <TIM_Base_SetConfig+0x9a>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	4a27      	ldr	r2, [pc, #156]	; (800753c <TIM_Base_SetConfig+0x12c>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d003      	beq.n	80074aa <TIM_Base_SetConfig+0x9a>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	4a26      	ldr	r2, [pc, #152]	; (8007540 <TIM_Base_SetConfig+0x130>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d108      	bne.n	80074bc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	68fa      	ldr	r2, [r7, #12]
 80074b8:	4313      	orrs	r3, r2
 80074ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	695b      	ldr	r3, [r3, #20]
 80074c6:	4313      	orrs	r3, r2
 80074c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	68fa      	ldr	r2, [r7, #12]
 80074ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	689a      	ldr	r2, [r3, #8]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	4a10      	ldr	r2, [pc, #64]	; (8007524 <TIM_Base_SetConfig+0x114>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d00f      	beq.n	8007508 <TIM_Base_SetConfig+0xf8>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	4a12      	ldr	r2, [pc, #72]	; (8007534 <TIM_Base_SetConfig+0x124>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d00b      	beq.n	8007508 <TIM_Base_SetConfig+0xf8>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a11      	ldr	r2, [pc, #68]	; (8007538 <TIM_Base_SetConfig+0x128>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d007      	beq.n	8007508 <TIM_Base_SetConfig+0xf8>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	4a10      	ldr	r2, [pc, #64]	; (800753c <TIM_Base_SetConfig+0x12c>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d003      	beq.n	8007508 <TIM_Base_SetConfig+0xf8>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a0f      	ldr	r2, [pc, #60]	; (8007540 <TIM_Base_SetConfig+0x130>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d103      	bne.n	8007510 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	691a      	ldr	r2, [r3, #16]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	615a      	str	r2, [r3, #20]
}
 8007516:	bf00      	nop
 8007518:	3714      	adds	r7, #20
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	40012c00 	.word	0x40012c00
 8007528:	40000400 	.word	0x40000400
 800752c:	40000800 	.word	0x40000800
 8007530:	40000c00 	.word	0x40000c00
 8007534:	40013400 	.word	0x40013400
 8007538:	40014000 	.word	0x40014000
 800753c:	40014400 	.word	0x40014400
 8007540:	40014800 	.word	0x40014800

08007544 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e040      	b.n	80075d8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800755a:	2b00      	cmp	r3, #0
 800755c:	d106      	bne.n	800756c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7fa fcbc 	bl	8001ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2224      	movs	r2, #36	; 0x24
 8007570:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f022 0201 	bic.w	r2, r2, #1
 8007580:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 f8c0 	bl	8007708 <UART_SetConfig>
 8007588:	4603      	mov	r3, r0
 800758a:	2b01      	cmp	r3, #1
 800758c:	d101      	bne.n	8007592 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e022      	b.n	80075d8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007596:	2b00      	cmp	r3, #0
 8007598:	d002      	beq.n	80075a0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 fbfc 	bl	8007d98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	685a      	ldr	r2, [r3, #4]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	689a      	ldr	r2, [r3, #8]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80075be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f042 0201 	orr.w	r2, r2, #1
 80075ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 fc83 	bl	8007edc <UART_CheckIdleState>
 80075d6:	4603      	mov	r3, r0
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3708      	adds	r7, #8
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}

080075e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b08a      	sub	sp, #40	; 0x28
 80075e4:	af02      	add	r7, sp, #8
 80075e6:	60f8      	str	r0, [r7, #12]
 80075e8:	60b9      	str	r1, [r7, #8]
 80075ea:	603b      	str	r3, [r7, #0]
 80075ec:	4613      	mov	r3, r2
 80075ee:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075f4:	2b20      	cmp	r3, #32
 80075f6:	f040 8081 	bne.w	80076fc <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d002      	beq.n	8007606 <HAL_UART_Transmit+0x26>
 8007600:	88fb      	ldrh	r3, [r7, #6]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d101      	bne.n	800760a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	e079      	b.n	80076fe <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007610:	2b01      	cmp	r3, #1
 8007612:	d101      	bne.n	8007618 <HAL_UART_Transmit+0x38>
 8007614:	2302      	movs	r3, #2
 8007616:	e072      	b.n	80076fe <HAL_UART_Transmit+0x11e>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2221      	movs	r2, #33	; 0x21
 800762a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800762c:	f7fb fb76 	bl	8002d1c <HAL_GetTick>
 8007630:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	88fa      	ldrh	r2, [r7, #6]
 8007636:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	88fa      	ldrh	r2, [r7, #6]
 800763e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800764a:	d108      	bne.n	800765e <HAL_UART_Transmit+0x7e>
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	691b      	ldr	r3, [r3, #16]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d104      	bne.n	800765e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007654:	2300      	movs	r3, #0
 8007656:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	61bb      	str	r3, [r7, #24]
 800765c:	e003      	b.n	8007666 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007662:	2300      	movs	r3, #0
 8007664:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007666:	e02d      	b.n	80076c4 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	9300      	str	r3, [sp, #0]
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	2200      	movs	r2, #0
 8007670:	2180      	movs	r1, #128	; 0x80
 8007672:	68f8      	ldr	r0, [r7, #12]
 8007674:	f000 fc77 	bl	8007f66 <UART_WaitOnFlagUntilTimeout>
 8007678:	4603      	mov	r3, r0
 800767a:	2b00      	cmp	r3, #0
 800767c:	d001      	beq.n	8007682 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 800767e:	2303      	movs	r3, #3
 8007680:	e03d      	b.n	80076fe <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007682:	69fb      	ldr	r3, [r7, #28]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d10b      	bne.n	80076a0 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	881a      	ldrh	r2, [r3, #0]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007694:	b292      	uxth	r2, r2
 8007696:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007698:	69bb      	ldr	r3, [r7, #24]
 800769a:	3302      	adds	r3, #2
 800769c:	61bb      	str	r3, [r7, #24]
 800769e:	e008      	b.n	80076b2 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	781a      	ldrb	r2, [r3, #0]
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	b292      	uxth	r2, r2
 80076aa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80076ac:	69fb      	ldr	r3, [r7, #28]
 80076ae:	3301      	adds	r3, #1
 80076b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	3b01      	subs	r3, #1
 80076bc:	b29a      	uxth	r2, r3
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d1cb      	bne.n	8007668 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	2200      	movs	r2, #0
 80076d8:	2140      	movs	r1, #64	; 0x40
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 fc43 	bl	8007f66 <UART_WaitOnFlagUntilTimeout>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d001      	beq.n	80076ea <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 80076e6:	2303      	movs	r3, #3
 80076e8:	e009      	b.n	80076fe <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2220      	movs	r2, #32
 80076ee:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80076f8:	2300      	movs	r3, #0
 80076fa:	e000      	b.n	80076fe <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80076fc:	2302      	movs	r3, #2
  }
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3720      	adds	r7, #32
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
	...

08007708 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007708:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800770c:	b088      	sub	sp, #32
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007712:	2300      	movs	r3, #0
 8007714:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007716:	2300      	movs	r3, #0
 8007718:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800771a:	2300      	movs	r3, #0
 800771c:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	689a      	ldr	r2, [r3, #8]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	691b      	ldr	r3, [r3, #16]
 8007726:	431a      	orrs	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	695b      	ldr	r3, [r3, #20]
 800772c:	431a      	orrs	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	69db      	ldr	r3, [r3, #28]
 8007732:	4313      	orrs	r3, r2
 8007734:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	4bac      	ldr	r3, [pc, #688]	; (80079f0 <UART_SetConfig+0x2e8>)
 800773e:	4013      	ands	r3, r2
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	6812      	ldr	r2, [r2, #0]
 8007744:	69f9      	ldr	r1, [r7, #28]
 8007746:	430b      	orrs	r3, r1
 8007748:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	68da      	ldr	r2, [r3, #12]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	430a      	orrs	r2, r1
 800775e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	699b      	ldr	r3, [r3, #24]
 8007764:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4aa2      	ldr	r2, [pc, #648]	; (80079f4 <UART_SetConfig+0x2ec>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d004      	beq.n	800777a <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6a1b      	ldr	r3, [r3, #32]
 8007774:	69fa      	ldr	r2, [r7, #28]
 8007776:	4313      	orrs	r3, r2
 8007778:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	69fa      	ldr	r2, [r7, #28]
 800778a:	430a      	orrs	r2, r1
 800778c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a99      	ldr	r2, [pc, #612]	; (80079f8 <UART_SetConfig+0x2f0>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d121      	bne.n	80077dc <UART_SetConfig+0xd4>
 8007798:	4b98      	ldr	r3, [pc, #608]	; (80079fc <UART_SetConfig+0x2f4>)
 800779a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800779e:	f003 0303 	and.w	r3, r3, #3
 80077a2:	2b03      	cmp	r3, #3
 80077a4:	d816      	bhi.n	80077d4 <UART_SetConfig+0xcc>
 80077a6:	a201      	add	r2, pc, #4	; (adr r2, 80077ac <UART_SetConfig+0xa4>)
 80077a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077ac:	080077bd 	.word	0x080077bd
 80077b0:	080077c9 	.word	0x080077c9
 80077b4:	080077c3 	.word	0x080077c3
 80077b8:	080077cf 	.word	0x080077cf
 80077bc:	2301      	movs	r3, #1
 80077be:	76fb      	strb	r3, [r7, #27]
 80077c0:	e0e8      	b.n	8007994 <UART_SetConfig+0x28c>
 80077c2:	2302      	movs	r3, #2
 80077c4:	76fb      	strb	r3, [r7, #27]
 80077c6:	e0e5      	b.n	8007994 <UART_SetConfig+0x28c>
 80077c8:	2304      	movs	r3, #4
 80077ca:	76fb      	strb	r3, [r7, #27]
 80077cc:	e0e2      	b.n	8007994 <UART_SetConfig+0x28c>
 80077ce:	2308      	movs	r3, #8
 80077d0:	76fb      	strb	r3, [r7, #27]
 80077d2:	e0df      	b.n	8007994 <UART_SetConfig+0x28c>
 80077d4:	2310      	movs	r3, #16
 80077d6:	76fb      	strb	r3, [r7, #27]
 80077d8:	bf00      	nop
 80077da:	e0db      	b.n	8007994 <UART_SetConfig+0x28c>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a87      	ldr	r2, [pc, #540]	; (8007a00 <UART_SetConfig+0x2f8>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d134      	bne.n	8007850 <UART_SetConfig+0x148>
 80077e6:	4b85      	ldr	r3, [pc, #532]	; (80079fc <UART_SetConfig+0x2f4>)
 80077e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077ec:	f003 030c 	and.w	r3, r3, #12
 80077f0:	2b0c      	cmp	r3, #12
 80077f2:	d829      	bhi.n	8007848 <UART_SetConfig+0x140>
 80077f4:	a201      	add	r2, pc, #4	; (adr r2, 80077fc <UART_SetConfig+0xf4>)
 80077f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077fa:	bf00      	nop
 80077fc:	08007831 	.word	0x08007831
 8007800:	08007849 	.word	0x08007849
 8007804:	08007849 	.word	0x08007849
 8007808:	08007849 	.word	0x08007849
 800780c:	0800783d 	.word	0x0800783d
 8007810:	08007849 	.word	0x08007849
 8007814:	08007849 	.word	0x08007849
 8007818:	08007849 	.word	0x08007849
 800781c:	08007837 	.word	0x08007837
 8007820:	08007849 	.word	0x08007849
 8007824:	08007849 	.word	0x08007849
 8007828:	08007849 	.word	0x08007849
 800782c:	08007843 	.word	0x08007843
 8007830:	2300      	movs	r3, #0
 8007832:	76fb      	strb	r3, [r7, #27]
 8007834:	e0ae      	b.n	8007994 <UART_SetConfig+0x28c>
 8007836:	2302      	movs	r3, #2
 8007838:	76fb      	strb	r3, [r7, #27]
 800783a:	e0ab      	b.n	8007994 <UART_SetConfig+0x28c>
 800783c:	2304      	movs	r3, #4
 800783e:	76fb      	strb	r3, [r7, #27]
 8007840:	e0a8      	b.n	8007994 <UART_SetConfig+0x28c>
 8007842:	2308      	movs	r3, #8
 8007844:	76fb      	strb	r3, [r7, #27]
 8007846:	e0a5      	b.n	8007994 <UART_SetConfig+0x28c>
 8007848:	2310      	movs	r3, #16
 800784a:	76fb      	strb	r3, [r7, #27]
 800784c:	bf00      	nop
 800784e:	e0a1      	b.n	8007994 <UART_SetConfig+0x28c>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a6b      	ldr	r2, [pc, #428]	; (8007a04 <UART_SetConfig+0x2fc>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d120      	bne.n	800789c <UART_SetConfig+0x194>
 800785a:	4b68      	ldr	r3, [pc, #416]	; (80079fc <UART_SetConfig+0x2f4>)
 800785c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007860:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007864:	2b10      	cmp	r3, #16
 8007866:	d00f      	beq.n	8007888 <UART_SetConfig+0x180>
 8007868:	2b10      	cmp	r3, #16
 800786a:	d802      	bhi.n	8007872 <UART_SetConfig+0x16a>
 800786c:	2b00      	cmp	r3, #0
 800786e:	d005      	beq.n	800787c <UART_SetConfig+0x174>
 8007870:	e010      	b.n	8007894 <UART_SetConfig+0x18c>
 8007872:	2b20      	cmp	r3, #32
 8007874:	d005      	beq.n	8007882 <UART_SetConfig+0x17a>
 8007876:	2b30      	cmp	r3, #48	; 0x30
 8007878:	d009      	beq.n	800788e <UART_SetConfig+0x186>
 800787a:	e00b      	b.n	8007894 <UART_SetConfig+0x18c>
 800787c:	2300      	movs	r3, #0
 800787e:	76fb      	strb	r3, [r7, #27]
 8007880:	e088      	b.n	8007994 <UART_SetConfig+0x28c>
 8007882:	2302      	movs	r3, #2
 8007884:	76fb      	strb	r3, [r7, #27]
 8007886:	e085      	b.n	8007994 <UART_SetConfig+0x28c>
 8007888:	2304      	movs	r3, #4
 800788a:	76fb      	strb	r3, [r7, #27]
 800788c:	e082      	b.n	8007994 <UART_SetConfig+0x28c>
 800788e:	2308      	movs	r3, #8
 8007890:	76fb      	strb	r3, [r7, #27]
 8007892:	e07f      	b.n	8007994 <UART_SetConfig+0x28c>
 8007894:	2310      	movs	r3, #16
 8007896:	76fb      	strb	r3, [r7, #27]
 8007898:	bf00      	nop
 800789a:	e07b      	b.n	8007994 <UART_SetConfig+0x28c>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a59      	ldr	r2, [pc, #356]	; (8007a08 <UART_SetConfig+0x300>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d120      	bne.n	80078e8 <UART_SetConfig+0x1e0>
 80078a6:	4b55      	ldr	r3, [pc, #340]	; (80079fc <UART_SetConfig+0x2f4>)
 80078a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078ac:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80078b0:	2b40      	cmp	r3, #64	; 0x40
 80078b2:	d00f      	beq.n	80078d4 <UART_SetConfig+0x1cc>
 80078b4:	2b40      	cmp	r3, #64	; 0x40
 80078b6:	d802      	bhi.n	80078be <UART_SetConfig+0x1b6>
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d005      	beq.n	80078c8 <UART_SetConfig+0x1c0>
 80078bc:	e010      	b.n	80078e0 <UART_SetConfig+0x1d8>
 80078be:	2b80      	cmp	r3, #128	; 0x80
 80078c0:	d005      	beq.n	80078ce <UART_SetConfig+0x1c6>
 80078c2:	2bc0      	cmp	r3, #192	; 0xc0
 80078c4:	d009      	beq.n	80078da <UART_SetConfig+0x1d2>
 80078c6:	e00b      	b.n	80078e0 <UART_SetConfig+0x1d8>
 80078c8:	2300      	movs	r3, #0
 80078ca:	76fb      	strb	r3, [r7, #27]
 80078cc:	e062      	b.n	8007994 <UART_SetConfig+0x28c>
 80078ce:	2302      	movs	r3, #2
 80078d0:	76fb      	strb	r3, [r7, #27]
 80078d2:	e05f      	b.n	8007994 <UART_SetConfig+0x28c>
 80078d4:	2304      	movs	r3, #4
 80078d6:	76fb      	strb	r3, [r7, #27]
 80078d8:	e05c      	b.n	8007994 <UART_SetConfig+0x28c>
 80078da:	2308      	movs	r3, #8
 80078dc:	76fb      	strb	r3, [r7, #27]
 80078de:	e059      	b.n	8007994 <UART_SetConfig+0x28c>
 80078e0:	2310      	movs	r3, #16
 80078e2:	76fb      	strb	r3, [r7, #27]
 80078e4:	bf00      	nop
 80078e6:	e055      	b.n	8007994 <UART_SetConfig+0x28c>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a47      	ldr	r2, [pc, #284]	; (8007a0c <UART_SetConfig+0x304>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d124      	bne.n	800793c <UART_SetConfig+0x234>
 80078f2:	4b42      	ldr	r3, [pc, #264]	; (80079fc <UART_SetConfig+0x2f4>)
 80078f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007900:	d012      	beq.n	8007928 <UART_SetConfig+0x220>
 8007902:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007906:	d802      	bhi.n	800790e <UART_SetConfig+0x206>
 8007908:	2b00      	cmp	r3, #0
 800790a:	d007      	beq.n	800791c <UART_SetConfig+0x214>
 800790c:	e012      	b.n	8007934 <UART_SetConfig+0x22c>
 800790e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007912:	d006      	beq.n	8007922 <UART_SetConfig+0x21a>
 8007914:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007918:	d009      	beq.n	800792e <UART_SetConfig+0x226>
 800791a:	e00b      	b.n	8007934 <UART_SetConfig+0x22c>
 800791c:	2300      	movs	r3, #0
 800791e:	76fb      	strb	r3, [r7, #27]
 8007920:	e038      	b.n	8007994 <UART_SetConfig+0x28c>
 8007922:	2302      	movs	r3, #2
 8007924:	76fb      	strb	r3, [r7, #27]
 8007926:	e035      	b.n	8007994 <UART_SetConfig+0x28c>
 8007928:	2304      	movs	r3, #4
 800792a:	76fb      	strb	r3, [r7, #27]
 800792c:	e032      	b.n	8007994 <UART_SetConfig+0x28c>
 800792e:	2308      	movs	r3, #8
 8007930:	76fb      	strb	r3, [r7, #27]
 8007932:	e02f      	b.n	8007994 <UART_SetConfig+0x28c>
 8007934:	2310      	movs	r3, #16
 8007936:	76fb      	strb	r3, [r7, #27]
 8007938:	bf00      	nop
 800793a:	e02b      	b.n	8007994 <UART_SetConfig+0x28c>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a2c      	ldr	r2, [pc, #176]	; (80079f4 <UART_SetConfig+0x2ec>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d124      	bne.n	8007990 <UART_SetConfig+0x288>
 8007946:	4b2d      	ldr	r3, [pc, #180]	; (80079fc <UART_SetConfig+0x2f4>)
 8007948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800794c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007954:	d012      	beq.n	800797c <UART_SetConfig+0x274>
 8007956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800795a:	d802      	bhi.n	8007962 <UART_SetConfig+0x25a>
 800795c:	2b00      	cmp	r3, #0
 800795e:	d007      	beq.n	8007970 <UART_SetConfig+0x268>
 8007960:	e012      	b.n	8007988 <UART_SetConfig+0x280>
 8007962:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007966:	d006      	beq.n	8007976 <UART_SetConfig+0x26e>
 8007968:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800796c:	d009      	beq.n	8007982 <UART_SetConfig+0x27a>
 800796e:	e00b      	b.n	8007988 <UART_SetConfig+0x280>
 8007970:	2300      	movs	r3, #0
 8007972:	76fb      	strb	r3, [r7, #27]
 8007974:	e00e      	b.n	8007994 <UART_SetConfig+0x28c>
 8007976:	2302      	movs	r3, #2
 8007978:	76fb      	strb	r3, [r7, #27]
 800797a:	e00b      	b.n	8007994 <UART_SetConfig+0x28c>
 800797c:	2304      	movs	r3, #4
 800797e:	76fb      	strb	r3, [r7, #27]
 8007980:	e008      	b.n	8007994 <UART_SetConfig+0x28c>
 8007982:	2308      	movs	r3, #8
 8007984:	76fb      	strb	r3, [r7, #27]
 8007986:	e005      	b.n	8007994 <UART_SetConfig+0x28c>
 8007988:	2310      	movs	r3, #16
 800798a:	76fb      	strb	r3, [r7, #27]
 800798c:	bf00      	nop
 800798e:	e001      	b.n	8007994 <UART_SetConfig+0x28c>
 8007990:	2310      	movs	r3, #16
 8007992:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a16      	ldr	r2, [pc, #88]	; (80079f4 <UART_SetConfig+0x2ec>)
 800799a:	4293      	cmp	r3, r2
 800799c:	f040 80fa 	bne.w	8007b94 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80079a0:	7efb      	ldrb	r3, [r7, #27]
 80079a2:	2b08      	cmp	r3, #8
 80079a4:	d836      	bhi.n	8007a14 <UART_SetConfig+0x30c>
 80079a6:	a201      	add	r2, pc, #4	; (adr r2, 80079ac <UART_SetConfig+0x2a4>)
 80079a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ac:	080079d1 	.word	0x080079d1
 80079b0:	08007a15 	.word	0x08007a15
 80079b4:	080079d9 	.word	0x080079d9
 80079b8:	08007a15 	.word	0x08007a15
 80079bc:	080079df 	.word	0x080079df
 80079c0:	08007a15 	.word	0x08007a15
 80079c4:	08007a15 	.word	0x08007a15
 80079c8:	08007a15 	.word	0x08007a15
 80079cc:	080079e7 	.word	0x080079e7
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80079d0:	f7fe ffa6 	bl	8006920 <HAL_RCC_GetPCLK1Freq>
 80079d4:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80079d6:	e020      	b.n	8007a1a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80079d8:	4b0d      	ldr	r3, [pc, #52]	; (8007a10 <UART_SetConfig+0x308>)
 80079da:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80079dc:	e01d      	b.n	8007a1a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80079de:	f7fe ff09 	bl	80067f4 <HAL_RCC_GetSysClockFreq>
 80079e2:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80079e4:	e019      	b.n	8007a1a <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80079e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80079ea:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80079ec:	e015      	b.n	8007a1a <UART_SetConfig+0x312>
 80079ee:	bf00      	nop
 80079f0:	efff69f3 	.word	0xefff69f3
 80079f4:	40008000 	.word	0x40008000
 80079f8:	40013800 	.word	0x40013800
 80079fc:	40021000 	.word	0x40021000
 8007a00:	40004400 	.word	0x40004400
 8007a04:	40004800 	.word	0x40004800
 8007a08:	40004c00 	.word	0x40004c00
 8007a0c:	40005000 	.word	0x40005000
 8007a10:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	74fb      	strb	r3, [r7, #19]
        break;
 8007a18:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	f000 81ac 	beq.w	8007d7a <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	685a      	ldr	r2, [r3, #4]
 8007a26:	4613      	mov	r3, r2
 8007a28:	005b      	lsls	r3, r3, #1
 8007a2a:	4413      	add	r3, r2
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	d305      	bcc.n	8007a3e <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d902      	bls.n	8007a44 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	74fb      	strb	r3, [r7, #19]
 8007a42:	e19a      	b.n	8007d7a <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8007a44:	7efb      	ldrb	r3, [r7, #27]
 8007a46:	2b08      	cmp	r3, #8
 8007a48:	f200 8091 	bhi.w	8007b6e <UART_SetConfig+0x466>
 8007a4c:	a201      	add	r2, pc, #4	; (adr r2, 8007a54 <UART_SetConfig+0x34c>)
 8007a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a52:	bf00      	nop
 8007a54:	08007a79 	.word	0x08007a79
 8007a58:	08007b6f 	.word	0x08007b6f
 8007a5c:	08007ac5 	.word	0x08007ac5
 8007a60:	08007b6f 	.word	0x08007b6f
 8007a64:	08007af9 	.word	0x08007af9
 8007a68:	08007b6f 	.word	0x08007b6f
 8007a6c:	08007b6f 	.word	0x08007b6f
 8007a70:	08007b6f 	.word	0x08007b6f
 8007a74:	08007b45 	.word	0x08007b45
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007a78:	f7fe ff52 	bl	8006920 <HAL_RCC_GetPCLK1Freq>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	4619      	mov	r1, r3
 8007a80:	f04f 0200 	mov.w	r2, #0
 8007a84:	f04f 0300 	mov.w	r3, #0
 8007a88:	f04f 0400 	mov.w	r4, #0
 8007a8c:	0214      	lsls	r4, r2, #8
 8007a8e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007a92:	020b      	lsls	r3, r1, #8
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	6852      	ldr	r2, [r2, #4]
 8007a98:	0852      	lsrs	r2, r2, #1
 8007a9a:	4611      	mov	r1, r2
 8007a9c:	f04f 0200 	mov.w	r2, #0
 8007aa0:	eb13 0b01 	adds.w	fp, r3, r1
 8007aa4:	eb44 0c02 	adc.w	ip, r4, r2
 8007aa8:	4658      	mov	r0, fp
 8007aaa:	4661      	mov	r1, ip
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	f04f 0400 	mov.w	r4, #0
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	4623      	mov	r3, r4
 8007ab8:	f7f9 f872 	bl	8000ba0 <__aeabi_uldivmod>
 8007abc:	4603      	mov	r3, r0
 8007abe:	460c      	mov	r4, r1
 8007ac0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007ac2:	e057      	b.n	8007b74 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	085b      	lsrs	r3, r3, #1
 8007aca:	f04f 0400 	mov.w	r4, #0
 8007ace:	49b1      	ldr	r1, [pc, #708]	; (8007d94 <UART_SetConfig+0x68c>)
 8007ad0:	f04f 0200 	mov.w	r2, #0
 8007ad4:	eb13 0b01 	adds.w	fp, r3, r1
 8007ad8:	eb44 0c02 	adc.w	ip, r4, r2
 8007adc:	4658      	mov	r0, fp
 8007ade:	4661      	mov	r1, ip
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	f04f 0400 	mov.w	r4, #0
 8007ae8:	461a      	mov	r2, r3
 8007aea:	4623      	mov	r3, r4
 8007aec:	f7f9 f858 	bl	8000ba0 <__aeabi_uldivmod>
 8007af0:	4603      	mov	r3, r0
 8007af2:	460c      	mov	r4, r1
 8007af4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007af6:	e03d      	b.n	8007b74 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007af8:	f7fe fe7c 	bl	80067f4 <HAL_RCC_GetSysClockFreq>
 8007afc:	4603      	mov	r3, r0
 8007afe:	4619      	mov	r1, r3
 8007b00:	f04f 0200 	mov.w	r2, #0
 8007b04:	f04f 0300 	mov.w	r3, #0
 8007b08:	f04f 0400 	mov.w	r4, #0
 8007b0c:	0214      	lsls	r4, r2, #8
 8007b0e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007b12:	020b      	lsls	r3, r1, #8
 8007b14:	687a      	ldr	r2, [r7, #4]
 8007b16:	6852      	ldr	r2, [r2, #4]
 8007b18:	0852      	lsrs	r2, r2, #1
 8007b1a:	4611      	mov	r1, r2
 8007b1c:	f04f 0200 	mov.w	r2, #0
 8007b20:	eb13 0b01 	adds.w	fp, r3, r1
 8007b24:	eb44 0c02 	adc.w	ip, r4, r2
 8007b28:	4658      	mov	r0, fp
 8007b2a:	4661      	mov	r1, ip
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	f04f 0400 	mov.w	r4, #0
 8007b34:	461a      	mov	r2, r3
 8007b36:	4623      	mov	r3, r4
 8007b38:	f7f9 f832 	bl	8000ba0 <__aeabi_uldivmod>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	460c      	mov	r4, r1
 8007b40:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007b42:	e017      	b.n	8007b74 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	085b      	lsrs	r3, r3, #1
 8007b4a:	f04f 0400 	mov.w	r4, #0
 8007b4e:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8007b52:	f144 0100 	adc.w	r1, r4, #0
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	f04f 0400 	mov.w	r4, #0
 8007b5e:	461a      	mov	r2, r3
 8007b60:	4623      	mov	r3, r4
 8007b62:	f7f9 f81d 	bl	8000ba0 <__aeabi_uldivmod>
 8007b66:	4603      	mov	r3, r0
 8007b68:	460c      	mov	r4, r1
 8007b6a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007b6c:	e002      	b.n	8007b74 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8007b6e:	2301      	movs	r3, #1
 8007b70:	74fb      	strb	r3, [r7, #19]
            break;
 8007b72:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b7a:	d308      	bcc.n	8007b8e <UART_SetConfig+0x486>
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b82:	d204      	bcs.n	8007b8e <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	697a      	ldr	r2, [r7, #20]
 8007b8a:	60da      	str	r2, [r3, #12]
 8007b8c:	e0f5      	b.n	8007d7a <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	74fb      	strb	r3, [r7, #19]
 8007b92:	e0f2      	b.n	8007d7a <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	69db      	ldr	r3, [r3, #28]
 8007b98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b9c:	d17f      	bne.n	8007c9e <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8007b9e:	7efb      	ldrb	r3, [r7, #27]
 8007ba0:	2b08      	cmp	r3, #8
 8007ba2:	d85c      	bhi.n	8007c5e <UART_SetConfig+0x556>
 8007ba4:	a201      	add	r2, pc, #4	; (adr r2, 8007bac <UART_SetConfig+0x4a4>)
 8007ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007baa:	bf00      	nop
 8007bac:	08007bd1 	.word	0x08007bd1
 8007bb0:	08007bef 	.word	0x08007bef
 8007bb4:	08007c0d 	.word	0x08007c0d
 8007bb8:	08007c5f 	.word	0x08007c5f
 8007bbc:	08007c29 	.word	0x08007c29
 8007bc0:	08007c5f 	.word	0x08007c5f
 8007bc4:	08007c5f 	.word	0x08007c5f
 8007bc8:	08007c5f 	.word	0x08007c5f
 8007bcc:	08007c47 	.word	0x08007c47
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007bd0:	f7fe fea6 	bl	8006920 <HAL_RCC_GetPCLK1Freq>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	005a      	lsls	r2, r3, #1
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	085b      	lsrs	r3, r3, #1
 8007bde:	441a      	add	r2, r3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007bec:	e03a      	b.n	8007c64 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8007bee:	f7fe fead 	bl	800694c <HAL_RCC_GetPCLK2Freq>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	005a      	lsls	r2, r3, #1
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	085b      	lsrs	r3, r3, #1
 8007bfc:	441a      	add	r2, r3
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007c0a:	e02b      	b.n	8007c64 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	085b      	lsrs	r3, r3, #1
 8007c12:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8007c16:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8007c1a:	687a      	ldr	r2, [r7, #4]
 8007c1c:	6852      	ldr	r2, [r2, #4]
 8007c1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c22:	b29b      	uxth	r3, r3
 8007c24:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007c26:	e01d      	b.n	8007c64 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007c28:	f7fe fde4 	bl	80067f4 <HAL_RCC_GetSysClockFreq>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	005a      	lsls	r2, r3, #1
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	085b      	lsrs	r3, r3, #1
 8007c36:	441a      	add	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007c44:	e00e      	b.n	8007c64 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	085b      	lsrs	r3, r3, #1
 8007c4c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007c5c:	e002      	b.n	8007c64 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	74fb      	strb	r3, [r7, #19]
        break;
 8007c62:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	2b0f      	cmp	r3, #15
 8007c68:	d916      	bls.n	8007c98 <UART_SetConfig+0x590>
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c70:	d212      	bcs.n	8007c98 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	f023 030f 	bic.w	r3, r3, #15
 8007c7a:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	085b      	lsrs	r3, r3, #1
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	f003 0307 	and.w	r3, r3, #7
 8007c86:	b29a      	uxth	r2, r3
 8007c88:	897b      	ldrh	r3, [r7, #10]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	897a      	ldrh	r2, [r7, #10]
 8007c94:	60da      	str	r2, [r3, #12]
 8007c96:	e070      	b.n	8007d7a <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	74fb      	strb	r3, [r7, #19]
 8007c9c:	e06d      	b.n	8007d7a <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8007c9e:	7efb      	ldrb	r3, [r7, #27]
 8007ca0:	2b08      	cmp	r3, #8
 8007ca2:	d859      	bhi.n	8007d58 <UART_SetConfig+0x650>
 8007ca4:	a201      	add	r2, pc, #4	; (adr r2, 8007cac <UART_SetConfig+0x5a4>)
 8007ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007caa:	bf00      	nop
 8007cac:	08007cd1 	.word	0x08007cd1
 8007cb0:	08007ced 	.word	0x08007ced
 8007cb4:	08007d09 	.word	0x08007d09
 8007cb8:	08007d59 	.word	0x08007d59
 8007cbc:	08007d25 	.word	0x08007d25
 8007cc0:	08007d59 	.word	0x08007d59
 8007cc4:	08007d59 	.word	0x08007d59
 8007cc8:	08007d59 	.word	0x08007d59
 8007ccc:	08007d41 	.word	0x08007d41
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007cd0:	f7fe fe26 	bl	8006920 <HAL_RCC_GetPCLK1Freq>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	085b      	lsrs	r3, r3, #1
 8007cdc:	441a      	add	r2, r3
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ce6:	b29b      	uxth	r3, r3
 8007ce8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007cea:	e038      	b.n	8007d5e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8007cec:	f7fe fe2e 	bl	800694c <HAL_RCC_GetPCLK2Freq>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	085b      	lsrs	r3, r3, #1
 8007cf8:	441a      	add	r2, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d02:	b29b      	uxth	r3, r3
 8007d04:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007d06:	e02a      	b.n	8007d5e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	085b      	lsrs	r3, r3, #1
 8007d0e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8007d12:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	6852      	ldr	r2, [r2, #4]
 8007d1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d1e:	b29b      	uxth	r3, r3
 8007d20:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007d22:	e01c      	b.n	8007d5e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8007d24:	f7fe fd66 	bl	80067f4 <HAL_RCC_GetSysClockFreq>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	085b      	lsrs	r3, r3, #1
 8007d30:	441a      	add	r2, r3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007d3e:	e00e      	b.n	8007d5e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	085b      	lsrs	r3, r3, #1
 8007d46:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d52:	b29b      	uxth	r3, r3
 8007d54:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007d56:	e002      	b.n	8007d5e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8007d58:	2301      	movs	r3, #1
 8007d5a:	74fb      	strb	r3, [r7, #19]
        break;
 8007d5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	2b0f      	cmp	r3, #15
 8007d62:	d908      	bls.n	8007d76 <UART_SetConfig+0x66e>
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d6a:	d204      	bcs.n	8007d76 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	60da      	str	r2, [r3, #12]
 8007d74:	e001      	b.n	8007d7a <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007d86:	7cfb      	ldrb	r3, [r7, #19]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3720      	adds	r7, #32
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007d92:	bf00      	nop
 8007d94:	f4240000 	.word	0xf4240000

08007d98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da4:	f003 0301 	and.w	r3, r3, #1
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d00a      	beq.n	8007dc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	430a      	orrs	r2, r1
 8007dc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc6:	f003 0302 	and.w	r3, r3, #2
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d00a      	beq.n	8007de4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	430a      	orrs	r2, r1
 8007de2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de8:	f003 0304 	and.w	r3, r3, #4
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00a      	beq.n	8007e06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	430a      	orrs	r2, r1
 8007e04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e0a:	f003 0308 	and.w	r3, r3, #8
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00a      	beq.n	8007e28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	430a      	orrs	r2, r1
 8007e26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e2c:	f003 0310 	and.w	r3, r3, #16
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00a      	beq.n	8007e4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	430a      	orrs	r2, r1
 8007e48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e4e:	f003 0320 	and.w	r3, r3, #32
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00a      	beq.n	8007e6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	430a      	orrs	r2, r1
 8007e6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d01a      	beq.n	8007eae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	430a      	orrs	r2, r1
 8007e8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e96:	d10a      	bne.n	8007eae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d00a      	beq.n	8007ed0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	430a      	orrs	r2, r1
 8007ece:	605a      	str	r2, [r3, #4]
  }
}
 8007ed0:	bf00      	nop
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b086      	sub	sp, #24
 8007ee0:	af02      	add	r7, sp, #8
 8007ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8007eea:	f7fa ff17 	bl	8002d1c <HAL_GetTick>
 8007eee:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 0308 	and.w	r3, r3, #8
 8007efa:	2b08      	cmp	r3, #8
 8007efc:	d10e      	bne.n	8007f1c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007efe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007f02:	9300      	str	r3, [sp, #0]
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f82a 	bl	8007f66 <UART_WaitOnFlagUntilTimeout>
 8007f12:	4603      	mov	r3, r0
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d001      	beq.n	8007f1c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f18:	2303      	movs	r3, #3
 8007f1a:	e020      	b.n	8007f5e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f003 0304 	and.w	r3, r3, #4
 8007f26:	2b04      	cmp	r3, #4
 8007f28:	d10e      	bne.n	8007f48 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f2a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007f2e:	9300      	str	r3, [sp, #0]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 f814 	bl	8007f66 <UART_WaitOnFlagUntilTimeout>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d001      	beq.n	8007f48 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e00a      	b.n	8007f5e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2220      	movs	r2, #32
 8007f4c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2220      	movs	r2, #32
 8007f52:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007f5c:	2300      	movs	r3, #0
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}

08007f66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b084      	sub	sp, #16
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	60f8      	str	r0, [r7, #12]
 8007f6e:	60b9      	str	r1, [r7, #8]
 8007f70:	603b      	str	r3, [r7, #0]
 8007f72:	4613      	mov	r3, r2
 8007f74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f76:	e02a      	b.n	8007fce <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f78:	69bb      	ldr	r3, [r7, #24]
 8007f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f7e:	d026      	beq.n	8007fce <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f80:	f7fa fecc 	bl	8002d1c <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	69ba      	ldr	r2, [r7, #24]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d302      	bcc.n	8007f96 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d11b      	bne.n	8007fce <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007fa4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	689a      	ldr	r2, [r3, #8]
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f022 0201 	bic.w	r2, r2, #1
 8007fb4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2220      	movs	r2, #32
 8007fba:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2220      	movs	r2, #32
 8007fc0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8007fca:	2303      	movs	r3, #3
 8007fcc:	e00f      	b.n	8007fee <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	69da      	ldr	r2, [r3, #28]
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	bf0c      	ite	eq
 8007fde:	2301      	moveq	r3, #1
 8007fe0:	2300      	movne	r3, #0
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	79fb      	ldrb	r3, [r7, #7]
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	d0c5      	beq.n	8007f78 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007fec:	2300      	movs	r3, #0
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3710      	adds	r7, #16
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}

08007ff6 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	f107 001c 	add.w	r0, r7, #28
 8008004:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800800a:	2b01      	cmp	r3, #1
 800800c:	d122      	bne.n	8008054 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008012:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008022:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	68db      	ldr	r3, [r3, #12]
 800802e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008036:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008038:	2b01      	cmp	r3, #1
 800803a:	d105      	bne.n	8008048 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	68db      	ldr	r3, [r3, #12]
 8008040:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 f937 	bl	80082bc <USB_CoreReset>
 800804e:	4603      	mov	r3, r0
 8008050:	73fb      	strb	r3, [r7, #15]
 8008052:	e01a      	b.n	800808a <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 f92b 	bl	80082bc <USB_CoreReset>
 8008066:	4603      	mov	r3, r0
 8008068:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800806a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800806c:	2b00      	cmp	r3, #0
 800806e:	d106      	bne.n	800807e <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008074:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	639a      	str	r2, [r3, #56]	; 0x38
 800807c:	e005      	b.n	800808a <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008082:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800808a:	7bfb      	ldrb	r3, [r7, #15]
}
 800808c:	4618      	mov	r0, r3
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008096:	b004      	add	sp, #16
 8008098:	4770      	bx	lr

0800809a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800809a:	b480      	push	{r7}
 800809c:	b083      	sub	sp, #12
 800809e:	af00      	add	r7, sp, #0
 80080a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	f043 0201 	orr.w	r2, r3, #1
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	f023 0201 	bic.w	r2, r3, #1
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80080d0:	2300      	movs	r3, #0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	370c      	adds	r7, #12
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr

080080de <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80080de:	b580      	push	{r7, lr}
 80080e0:	b082      	sub	sp, #8
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
 80080e6:	460b      	mov	r3, r1
 80080e8:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80080f6:	78fb      	ldrb	r3, [r7, #3]
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d106      	bne.n	800810a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	60da      	str	r2, [r3, #12]
 8008108:	e00b      	b.n	8008122 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800810a:	78fb      	ldrb	r3, [r7, #3]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d106      	bne.n	800811e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	60da      	str	r2, [r3, #12]
 800811c:	e001      	b.n	8008122 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	e003      	b.n	800812a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008122:	2032      	movs	r0, #50	; 0x32
 8008124:	f7fa fe06 	bl	8002d34 <HAL_Delay>

  return HAL_OK;
 8008128:	2300      	movs	r3, #0
}
 800812a:	4618      	mov	r0, r3
 800812c:	3708      	adds	r7, #8
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}
	...

08008134 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008134:	b480      	push	{r7}
 8008136:	b085      	sub	sp, #20
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800813e:	2300      	movs	r3, #0
 8008140:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	019b      	lsls	r3, r3, #6
 8008146:	f043 0220 	orr.w	r2, r3, #32
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	3301      	adds	r3, #1
 8008152:	60fb      	str	r3, [r7, #12]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	4a09      	ldr	r2, [pc, #36]	; (800817c <USB_FlushTxFifo+0x48>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d901      	bls.n	8008160 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800815c:	2303      	movs	r3, #3
 800815e:	e006      	b.n	800816e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	f003 0320 	and.w	r3, r3, #32
 8008168:	2b20      	cmp	r3, #32
 800816a:	d0f0      	beq.n	800814e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	4618      	mov	r0, r3
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	00030d40 	.word	0x00030d40

08008180 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008180:	b480      	push	{r7}
 8008182:	b085      	sub	sp, #20
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008188:	2300      	movs	r3, #0
 800818a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2210      	movs	r2, #16
 8008190:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	3301      	adds	r3, #1
 8008196:	60fb      	str	r3, [r7, #12]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	4a09      	ldr	r2, [pc, #36]	; (80081c0 <USB_FlushRxFifo+0x40>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d901      	bls.n	80081a4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80081a0:	2303      	movs	r3, #3
 80081a2:	e006      	b.n	80081b2 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	691b      	ldr	r3, [r3, #16]
 80081a8:	f003 0310 	and.w	r3, r3, #16
 80081ac:	2b10      	cmp	r3, #16
 80081ae:	d0f0      	beq.n	8008192 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3714      	adds	r7, #20
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop
 80081c0:	00030d40 	.word	0x00030d40

080081c4 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b089      	sub	sp, #36	; 0x24
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	4611      	mov	r1, r2
 80081d0:	461a      	mov	r2, r3
 80081d2:	460b      	mov	r3, r1
 80081d4:	71fb      	strb	r3, [r7, #7]
 80081d6:	4613      	mov	r3, r2
 80081d8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 80081e2:	88bb      	ldrh	r3, [r7, #4]
 80081e4:	3303      	adds	r3, #3
 80081e6:	089b      	lsrs	r3, r3, #2
 80081e8:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 80081ea:	2300      	movs	r3, #0
 80081ec:	61bb      	str	r3, [r7, #24]
 80081ee:	e00f      	b.n	8008210 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80081f0:	79fb      	ldrb	r3, [r7, #7]
 80081f2:	031a      	lsls	r2, r3, #12
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	4413      	add	r3, r2
 80081f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80081fc:	461a      	mov	r2, r3
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	6013      	str	r3, [r2, #0]
    pSrc++;
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	3304      	adds	r3, #4
 8008208:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	3301      	adds	r3, #1
 800820e:	61bb      	str	r3, [r7, #24]
 8008210:	69ba      	ldr	r2, [r7, #24]
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	429a      	cmp	r2, r3
 8008216:	d3eb      	bcc.n	80081f0 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3724      	adds	r7, #36	; 0x24
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr

08008226 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008226:	b480      	push	{r7}
 8008228:	b089      	sub	sp, #36	; 0x24
 800822a:	af00      	add	r7, sp, #0
 800822c:	60f8      	str	r0, [r7, #12]
 800822e:	60b9      	str	r1, [r7, #8]
 8008230:	4613      	mov	r3, r2
 8008232:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800823c:	88fb      	ldrh	r3, [r7, #6]
 800823e:	3303      	adds	r3, #3
 8008240:	089b      	lsrs	r3, r3, #2
 8008242:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008244:	2300      	movs	r3, #0
 8008246:	61bb      	str	r3, [r7, #24]
 8008248:	e00b      	b.n	8008262 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	69fb      	ldr	r3, [r7, #28]
 8008254:	601a      	str	r2, [r3, #0]
    pDest++;
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	3304      	adds	r3, #4
 800825a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800825c:	69bb      	ldr	r3, [r7, #24]
 800825e:	3301      	adds	r3, #1
 8008260:	61bb      	str	r3, [r7, #24]
 8008262:	69ba      	ldr	r2, [r7, #24]
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	429a      	cmp	r2, r3
 8008268:	d3ef      	bcc.n	800824a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800826a:	69fb      	ldr	r3, [r7, #28]
}
 800826c:	4618      	mov	r0, r3
 800826e:	3724      	adds	r7, #36	; 0x24
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008278:	b480      	push	{r7}
 800827a:	b085      	sub	sp, #20
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	695b      	ldr	r3, [r3, #20]
 8008284:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	699b      	ldr	r3, [r3, #24]
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	4013      	ands	r3, r2
 800828e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008290:	68fb      	ldr	r3, [r7, #12]
}
 8008292:	4618      	mov	r0, r3
 8008294:	3714      	adds	r7, #20
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr

0800829e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800829e:	b480      	push	{r7}
 80082a0:	b083      	sub	sp, #12
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	f003 0301 	and.w	r3, r3, #1
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	370c      	adds	r7, #12
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
	...

080082bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80082c4:	2300      	movs	r3, #0
 80082c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	3301      	adds	r3, #1
 80082cc:	60fb      	str	r3, [r7, #12]
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	4a13      	ldr	r2, [pc, #76]	; (8008320 <USB_CoreReset+0x64>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d901      	bls.n	80082da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	e01b      	b.n	8008312 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	691b      	ldr	r3, [r3, #16]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	daf2      	bge.n	80082c8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80082e2:	2300      	movs	r3, #0
 80082e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	691b      	ldr	r3, [r3, #16]
 80082ea:	f043 0201 	orr.w	r2, r3, #1
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	3301      	adds	r3, #1
 80082f6:	60fb      	str	r3, [r7, #12]
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	4a09      	ldr	r2, [pc, #36]	; (8008320 <USB_CoreReset+0x64>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d901      	bls.n	8008304 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e006      	b.n	8008312 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	691b      	ldr	r3, [r3, #16]
 8008308:	f003 0301 	and.w	r3, r3, #1
 800830c:	2b01      	cmp	r3, #1
 800830e:	d0f0      	beq.n	80082f2 <USB_CoreReset+0x36>

  return HAL_OK;
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	3714      	adds	r7, #20
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	00030d40 	.word	0x00030d40

08008324 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008324:	b084      	sub	sp, #16
 8008326:	b580      	push	{r7, lr}
 8008328:	b084      	sub	sp, #16
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
 800832e:	f107 001c 	add.w	r0, r7, #28
 8008332:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008340:	461a      	mov	r2, r3
 8008342:	2300      	movs	r3, #0
 8008344:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008356:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	68ba      	ldr	r2, [r7, #8]
 8008368:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800836c:	f023 0304 	bic.w	r3, r3, #4
 8008370:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8008372:	2110      	movs	r1, #16
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f7ff fedd 	bl	8008134 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f7ff ff00 	bl	8008180 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008380:	2300      	movs	r3, #0
 8008382:	60fb      	str	r3, [r7, #12]
 8008384:	e015      	b.n	80083b2 <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	015a      	lsls	r2, r3, #5
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	4413      	add	r3, r2
 800838e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008392:	461a      	mov	r2, r3
 8008394:	f04f 33ff 	mov.w	r3, #4294967295
 8008398:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	015a      	lsls	r2, r3, #5
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	4413      	add	r3, r2
 80083a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083a6:	461a      	mov	r2, r3
 80083a8:	2300      	movs	r3, #0
 80083aa:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	3301      	adds	r3, #1
 80083b0:	60fb      	str	r3, [r7, #12]
 80083b2:	6a3b      	ldr	r3, [r7, #32]
 80083b4:	68fa      	ldr	r2, [r7, #12]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d3e5      	bcc.n	8008386 <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 80083ba:	2101      	movs	r1, #1
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f869 	bl	8008494 <USB_DriveVbus>

  HAL_Delay(200U);
 80083c2:	20c8      	movs	r0, #200	; 0xc8
 80083c4:	f7fa fcb6 	bl	8002d34 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f04f 32ff 	mov.w	r2, #4294967295
 80083d4:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2280      	movs	r2, #128	; 0x80
 80083da:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a0d      	ldr	r2, [pc, #52]	; (8008414 <USB_HostInit+0xf0>)
 80083e0:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	4a0c      	ldr	r2, [pc, #48]	; (8008418 <USB_HostInit+0xf4>)
 80083e6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	699b      	ldr	r3, [r3, #24]
 80083ee:	f043 0210 	orr.w	r2, r3, #16
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	699a      	ldr	r2, [r3, #24]
 80083fa:	4b08      	ldr	r3, [pc, #32]	; (800841c <USB_HostInit+0xf8>)
 80083fc:	4313      	orrs	r3, r2
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	3710      	adds	r7, #16
 8008408:	46bd      	mov	sp, r7
 800840a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800840e:	b004      	add	sp, #16
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	00600080 	.word	0x00600080
 8008418:	004000e0 	.word	0x004000e0
 800841c:	a3200008 	.word	0xa3200008

08008420 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008420:	b480      	push	{r7}
 8008422:	b085      	sub	sp, #20
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	460b      	mov	r3, r1
 800842a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	68fa      	ldr	r2, [r7, #12]
 800843a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800843e:	f023 0303 	bic.w	r3, r3, #3
 8008442:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800844a:	681a      	ldr	r2, [r3, #0]
 800844c:	78fb      	ldrb	r3, [r7, #3]
 800844e:	f003 0303 	and.w	r3, r3, #3
 8008452:	68f9      	ldr	r1, [r7, #12]
 8008454:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008458:	4313      	orrs	r3, r2
 800845a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800845c:	78fb      	ldrb	r3, [r7, #3]
 800845e:	2b01      	cmp	r3, #1
 8008460:	d107      	bne.n	8008472 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008468:	461a      	mov	r2, r3
 800846a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800846e:	6053      	str	r3, [r2, #4]
 8008470:	e009      	b.n	8008486 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008472:	78fb      	ldrb	r3, [r7, #3]
 8008474:	2b02      	cmp	r3, #2
 8008476:	d106      	bne.n	8008486 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800847e:	461a      	mov	r2, r3
 8008480:	f241 7370 	movw	r3, #6000	; 0x1770
 8008484:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	3714      	adds	r7, #20
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	460b      	mov	r3, r1
 800849e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80084a4:	2300      	movs	r3, #0
 80084a6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80084b8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80084ba:	68bb      	ldr	r3, [r7, #8]
 80084bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d109      	bne.n	80084d8 <USB_DriveVbus+0x44>
 80084c4:	78fb      	ldrb	r3, [r7, #3]
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	d106      	bne.n	80084d8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80084d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80084d6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80084de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084e2:	d109      	bne.n	80084f8 <USB_DriveVbus+0x64>
 80084e4:	78fb      	ldrb	r3, [r7, #3]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d106      	bne.n	80084f8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	68fa      	ldr	r2, [r7, #12]
 80084ee:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80084f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80084f6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80084f8:	2300      	movs	r3, #0
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3714      	adds	r7, #20
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr

08008506 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8008506:	b480      	push	{r7}
 8008508:	b085      	sub	sp, #20
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	b29b      	uxth	r3, r3
}
 800851c:	4618      	mov	r0, r3
 800851e:	3714      	adds	r7, #20
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8008528:	b480      	push	{r7}
 800852a:	b087      	sub	sp, #28
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
 8008530:	4608      	mov	r0, r1
 8008532:	4611      	mov	r1, r2
 8008534:	461a      	mov	r2, r3
 8008536:	4603      	mov	r3, r0
 8008538:	70fb      	strb	r3, [r7, #3]
 800853a:	460b      	mov	r3, r1
 800853c:	70bb      	strb	r3, [r7, #2]
 800853e:	4613      	mov	r3, r2
 8008540:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008542:	2300      	movs	r3, #0
 8008544:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800854a:	78fb      	ldrb	r3, [r7, #3]
 800854c:	015a      	lsls	r2, r3, #5
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	4413      	add	r3, r2
 8008552:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008556:	461a      	mov	r2, r3
 8008558:	f04f 33ff 	mov.w	r3, #4294967295
 800855c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800855e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008562:	2b03      	cmp	r3, #3
 8008564:	d867      	bhi.n	8008636 <USB_HC_Init+0x10e>
 8008566:	a201      	add	r2, pc, #4	; (adr r2, 800856c <USB_HC_Init+0x44>)
 8008568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800856c:	0800857d 	.word	0x0800857d
 8008570:	080085f9 	.word	0x080085f9
 8008574:	0800857d 	.word	0x0800857d
 8008578:	080085bb 	.word	0x080085bb
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800857c:	78fb      	ldrb	r3, [r7, #3]
 800857e:	015a      	lsls	r2, r3, #5
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	4413      	add	r3, r2
 8008584:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008588:	461a      	mov	r2, r3
 800858a:	f240 439d 	movw	r3, #1181	; 0x49d
 800858e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008590:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008594:	2b00      	cmp	r3, #0
 8008596:	da51      	bge.n	800863c <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008598:	78fb      	ldrb	r3, [r7, #3]
 800859a:	015a      	lsls	r2, r3, #5
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	4413      	add	r3, r2
 80085a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085a4:	68db      	ldr	r3, [r3, #12]
 80085a6:	78fa      	ldrb	r2, [r7, #3]
 80085a8:	0151      	lsls	r1, r2, #5
 80085aa:	68ba      	ldr	r2, [r7, #8]
 80085ac:	440a      	add	r2, r1
 80085ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80085b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085b6:	60d3      	str	r3, [r2, #12]
      }
      break;
 80085b8:	e040      	b.n	800863c <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80085ba:	78fb      	ldrb	r3, [r7, #3]
 80085bc:	015a      	lsls	r2, r3, #5
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	4413      	add	r3, r2
 80085c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085c6:	461a      	mov	r2, r3
 80085c8:	f240 639d 	movw	r3, #1693	; 0x69d
 80085cc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80085ce:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	da34      	bge.n	8008640 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80085d6:	78fb      	ldrb	r3, [r7, #3]
 80085d8:	015a      	lsls	r2, r3, #5
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	4413      	add	r3, r2
 80085de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	78fa      	ldrb	r2, [r7, #3]
 80085e6:	0151      	lsls	r1, r2, #5
 80085e8:	68ba      	ldr	r2, [r7, #8]
 80085ea:	440a      	add	r2, r1
 80085ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80085f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80085f4:	60d3      	str	r3, [r2, #12]
      }

      break;
 80085f6:	e023      	b.n	8008640 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80085f8:	78fb      	ldrb	r3, [r7, #3]
 80085fa:	015a      	lsls	r2, r3, #5
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	4413      	add	r3, r2
 8008600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008604:	461a      	mov	r2, r3
 8008606:	f240 2325 	movw	r3, #549	; 0x225
 800860a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800860c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008610:	2b00      	cmp	r3, #0
 8008612:	da17      	bge.n	8008644 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008614:	78fb      	ldrb	r3, [r7, #3]
 8008616:	015a      	lsls	r2, r3, #5
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	4413      	add	r3, r2
 800861c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	78fa      	ldrb	r2, [r7, #3]
 8008624:	0151      	lsls	r1, r2, #5
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	440a      	add	r2, r1
 800862a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800862e:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008632:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008634:	e006      	b.n	8008644 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	75fb      	strb	r3, [r7, #23]
      break;
 800863a:	e004      	b.n	8008646 <USB_HC_Init+0x11e>
      break;
 800863c:	bf00      	nop
 800863e:	e002      	b.n	8008646 <USB_HC_Init+0x11e>
      break;
 8008640:	bf00      	nop
 8008642:	e000      	b.n	8008646 <USB_HC_Init+0x11e>
      break;
 8008644:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800864c:	699a      	ldr	r2, [r3, #24]
 800864e:	78fb      	ldrb	r3, [r7, #3]
 8008650:	f003 030f 	and.w	r3, r3, #15
 8008654:	2101      	movs	r1, #1
 8008656:	fa01 f303 	lsl.w	r3, r1, r3
 800865a:	68b9      	ldr	r1, [r7, #8]
 800865c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008660:	4313      	orrs	r3, r2
 8008662:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	699b      	ldr	r3, [r3, #24]
 8008668:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008670:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008674:	2b00      	cmp	r3, #0
 8008676:	da03      	bge.n	8008680 <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008678:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800867c:	613b      	str	r3, [r7, #16]
 800867e:	e001      	b.n	8008684 <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 8008680:	2300      	movs	r3, #0
 8008682:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8008684:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008688:	2b02      	cmp	r3, #2
 800868a:	d103      	bne.n	8008694 <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800868c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008690:	60fb      	str	r3, [r7, #12]
 8008692:	e001      	b.n	8008698 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008694:	2300      	movs	r3, #0
 8008696:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008698:	787b      	ldrb	r3, [r7, #1]
 800869a:	059b      	lsls	r3, r3, #22
 800869c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80086a0:	78bb      	ldrb	r3, [r7, #2]
 80086a2:	02db      	lsls	r3, r3, #11
 80086a4:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80086a8:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80086aa:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80086ae:	049b      	lsls	r3, r3, #18
 80086b0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80086b4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80086b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80086b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80086bc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80086c2:	78fb      	ldrb	r3, [r7, #3]
 80086c4:	0159      	lsls	r1, r3, #5
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	440b      	add	r3, r1
 80086ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086ce:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80086d4:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 80086d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80086da:	2b03      	cmp	r3, #3
 80086dc:	d10f      	bne.n	80086fe <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 80086de:	78fb      	ldrb	r3, [r7, #3]
 80086e0:	015a      	lsls	r2, r3, #5
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	4413      	add	r3, r2
 80086e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	78fa      	ldrb	r2, [r7, #3]
 80086ee:	0151      	lsls	r1, r2, #5
 80086f0:	68ba      	ldr	r2, [r7, #8]
 80086f2:	440a      	add	r2, r1
 80086f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80086f8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80086fc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80086fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8008700:	4618      	mov	r0, r3
 8008702:	371c      	adds	r7, #28
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b088      	sub	sp, #32
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	785b      	ldrb	r3, [r3, #1]
 800871e:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008720:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008724:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	691b      	ldr	r3, [r3, #16]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d018      	beq.n	8008760 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	691b      	ldr	r3, [r3, #16]
 8008732:	683a      	ldr	r2, [r7, #0]
 8008734:	8912      	ldrh	r2, [r2, #8]
 8008736:	4413      	add	r3, r2
 8008738:	3b01      	subs	r3, #1
 800873a:	683a      	ldr	r2, [r7, #0]
 800873c:	8912      	ldrh	r2, [r2, #8]
 800873e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008742:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8008744:	8bfa      	ldrh	r2, [r7, #30]
 8008746:	8a7b      	ldrh	r3, [r7, #18]
 8008748:	429a      	cmp	r2, r3
 800874a:	d90b      	bls.n	8008764 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800874c:	8a7b      	ldrh	r3, [r7, #18]
 800874e:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8008750:	8bfb      	ldrh	r3, [r7, #30]
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	8912      	ldrh	r2, [r2, #8]
 8008756:	fb02 f203 	mul.w	r2, r2, r3
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	611a      	str	r2, [r3, #16]
 800875e:	e001      	b.n	8008764 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 8008760:	2301      	movs	r3, #1
 8008762:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	78db      	ldrb	r3, [r3, #3]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d006      	beq.n	800877a <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800876c:	8bfb      	ldrh	r3, [r7, #30]
 800876e:	683a      	ldr	r2, [r7, #0]
 8008770:	8912      	ldrh	r2, [r2, #8]
 8008772:	fb02 f203 	mul.w	r2, r2, r3
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	691b      	ldr	r3, [r3, #16]
 800877e:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008782:	8bfb      	ldrh	r3, [r7, #30]
 8008784:	04d9      	lsls	r1, r3, #19
 8008786:	4b5f      	ldr	r3, [pc, #380]	; (8008904 <USB_HC_StartXfer+0x1f8>)
 8008788:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800878a:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	7a9b      	ldrb	r3, [r3, #10]
 8008790:	075b      	lsls	r3, r3, #29
 8008792:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8008796:	6979      	ldr	r1, [r7, #20]
 8008798:	0148      	lsls	r0, r1, #5
 800879a:	69b9      	ldr	r1, [r7, #24]
 800879c:	4401      	add	r1, r0
 800879e:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80087a2:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 80087a4:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80087a6:	69bb      	ldr	r3, [r7, #24]
 80087a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	f003 0301 	and.w	r3, r3, #1
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	bf0c      	ite	eq
 80087b6:	2301      	moveq	r3, #1
 80087b8:	2300      	movne	r3, #0
 80087ba:	b2db      	uxtb	r3, r3
 80087bc:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	015a      	lsls	r2, r3, #5
 80087c2:	69bb      	ldr	r3, [r7, #24]
 80087c4:	4413      	add	r3, r2
 80087c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	697a      	ldr	r2, [r7, #20]
 80087ce:	0151      	lsls	r1, r2, #5
 80087d0:	69ba      	ldr	r2, [r7, #24]
 80087d2:	440a      	add	r2, r1
 80087d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80087d8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80087dc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	015a      	lsls	r2, r3, #5
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	4413      	add	r3, r2
 80087e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	7c7b      	ldrb	r3, [r7, #17]
 80087ee:	075b      	lsls	r3, r3, #29
 80087f0:	6979      	ldr	r1, [r7, #20]
 80087f2:	0148      	lsls	r0, r1, #5
 80087f4:	69b9      	ldr	r1, [r7, #24]
 80087f6:	4401      	add	r1, r0
 80087f8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80087fc:	4313      	orrs	r3, r2
 80087fe:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	015a      	lsls	r2, r3, #5
 8008804:	69bb      	ldr	r3, [r7, #24]
 8008806:	4413      	add	r3, r2
 8008808:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	4a3e      	ldr	r2, [pc, #248]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 8008810:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008812:	4b3d      	ldr	r3, [pc, #244]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800881a:	4a3b      	ldr	r2, [pc, #236]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 800881c:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	78db      	ldrb	r3, [r3, #3]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d006      	beq.n	8008834 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008826:	4b38      	ldr	r3, [pc, #224]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800882e:	4a36      	ldr	r2, [pc, #216]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 8008830:	6013      	str	r3, [r2, #0]
 8008832:	e005      	b.n	8008840 <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008834:	4b34      	ldr	r3, [pc, #208]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800883c:	4a32      	ldr	r2, [pc, #200]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 800883e:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008840:	4b31      	ldr	r3, [pc, #196]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008848:	4a2f      	ldr	r2, [pc, #188]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 800884a:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	015a      	lsls	r2, r3, #5
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	4413      	add	r3, r2
 8008854:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008858:	461a      	mov	r2, r3
 800885a:	4b2b      	ldr	r3, [pc, #172]	; (8008908 <USB_HC_StartXfer+0x1fc>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	78db      	ldrb	r3, [r3, #3]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d148      	bne.n	80088fa <USB_HC_StartXfer+0x1ee>
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	691b      	ldr	r3, [r3, #16]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d044      	beq.n	80088fa <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	79db      	ldrb	r3, [r3, #7]
 8008874:	2b03      	cmp	r3, #3
 8008876:	d831      	bhi.n	80088dc <USB_HC_StartXfer+0x1d0>
 8008878:	a201      	add	r2, pc, #4	; (adr r2, 8008880 <USB_HC_StartXfer+0x174>)
 800887a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800887e:	bf00      	nop
 8008880:	08008891 	.word	0x08008891
 8008884:	080088b5 	.word	0x080088b5
 8008888:	08008891 	.word	0x08008891
 800888c:	080088b5 	.word	0x080088b5
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	691b      	ldr	r3, [r3, #16]
 8008894:	3303      	adds	r3, #3
 8008896:	089b      	lsrs	r3, r3, #2
 8008898:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800889a:	89fa      	ldrh	r2, [r7, #14]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d91c      	bls.n	80088e0 <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	699b      	ldr	r3, [r3, #24]
 80088aa:	f043 0220 	orr.w	r2, r3, #32
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	619a      	str	r2, [r3, #24]
          }
          break;
 80088b2:	e015      	b.n	80088e0 <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	3303      	adds	r3, #3
 80088ba:	089b      	lsrs	r3, r3, #2
 80088bc:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80088be:	89fa      	ldrh	r2, [r7, #14]
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088c6:	691b      	ldr	r3, [r3, #16]
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d90a      	bls.n	80088e4 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	699b      	ldr	r3, [r3, #24]
 80088d2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	619a      	str	r2, [r3, #24]
          }
          break;
 80088da:	e003      	b.n	80088e4 <USB_HC_StartXfer+0x1d8>

        default:
          break;
 80088dc:	bf00      	nop
 80088de:	e002      	b.n	80088e6 <USB_HC_StartXfer+0x1da>
          break;
 80088e0:	bf00      	nop
 80088e2:	e000      	b.n	80088e6 <USB_HC_StartXfer+0x1da>
          break;
 80088e4:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	68d9      	ldr	r1, [r3, #12]
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	785a      	ldrb	r2, [r3, #1]
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	691b      	ldr	r3, [r3, #16]
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	f7ff fc65 	bl	80081c4 <USB_WritePacket>
    }

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3720      	adds	r7, #32
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}
 8008904:	1ff80000 	.word	0x1ff80000
 8008908:	20000268 	.word	0x20000268

0800890c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800890c:	b480      	push	{r7}
 800890e:	b085      	sub	sp, #20
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800891e:	695b      	ldr	r3, [r3, #20]
 8008920:	b29b      	uxth	r3, r3
}
 8008922:	4618      	mov	r0, r3
 8008924:	3714      	adds	r7, #20
 8008926:	46bd      	mov	sp, r7
 8008928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892c:	4770      	bx	lr

0800892e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800892e:	b480      	push	{r7}
 8008930:	b087      	sub	sp, #28
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
 8008936:	460b      	mov	r3, r1
 8008938:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800893e:	78fb      	ldrb	r3, [r7, #3]
 8008940:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008942:	2300      	movs	r3, #0
 8008944:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	015a      	lsls	r2, r3, #5
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	4413      	add	r3, r2
 800894e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	0c9b      	lsrs	r3, r3, #18
 8008956:	f003 0303 	and.w	r3, r3, #3
 800895a:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d002      	beq.n	8008968 <USB_HC_Halt+0x3a>
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	2b02      	cmp	r3, #2
 8008966:	d16c      	bne.n	8008a42 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	015a      	lsls	r2, r3, #5
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	4413      	add	r3, r2
 8008970:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	0151      	lsls	r1, r2, #5
 800897a:	693a      	ldr	r2, [r7, #16]
 800897c:	440a      	add	r2, r1
 800897e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008982:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008986:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800898c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008990:	2b00      	cmp	r3, #0
 8008992:	d143      	bne.n	8008a1c <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	015a      	lsls	r2, r3, #5
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	4413      	add	r3, r2
 800899c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	0151      	lsls	r1, r2, #5
 80089a6:	693a      	ldr	r2, [r7, #16]
 80089a8:	440a      	add	r2, r1
 80089aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80089b2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	015a      	lsls	r2, r3, #5
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	4413      	add	r3, r2
 80089bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	0151      	lsls	r1, r2, #5
 80089c6:	693a      	ldr	r2, [r7, #16]
 80089c8:	440a      	add	r2, r1
 80089ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089d2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	015a      	lsls	r2, r3, #5
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	4413      	add	r3, r2
 80089dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	68fa      	ldr	r2, [r7, #12]
 80089e4:	0151      	lsls	r1, r2, #5
 80089e6:	693a      	ldr	r2, [r7, #16]
 80089e8:	440a      	add	r2, r1
 80089ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80089f2:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	3301      	adds	r3, #1
 80089f8:	617b      	str	r3, [r7, #20]
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008a00:	d81d      	bhi.n	8008a3e <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	015a      	lsls	r2, r3, #5
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	4413      	add	r3, r2
 8008a0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a14:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a18:	d0ec      	beq.n	80089f4 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008a1a:	e080      	b.n	8008b1e <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	015a      	lsls	r2, r3, #5
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	4413      	add	r3, r2
 8008a24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	68fa      	ldr	r2, [r7, #12]
 8008a2c:	0151      	lsls	r1, r2, #5
 8008a2e:	693a      	ldr	r2, [r7, #16]
 8008a30:	440a      	add	r2, r1
 8008a32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a3a:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008a3c:	e06f      	b.n	8008b1e <USB_HC_Halt+0x1f0>
          break;
 8008a3e:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008a40:	e06d      	b.n	8008b1e <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	015a      	lsls	r2, r3, #5
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	4413      	add	r3, r2
 8008a4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	0151      	lsls	r1, r2, #5
 8008a54:	693a      	ldr	r2, [r7, #16]
 8008a56:	440a      	add	r2, r1
 8008a58:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a5c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a60:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008a68:	691b      	ldr	r3, [r3, #16]
 8008a6a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d143      	bne.n	8008afa <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	015a      	lsls	r2, r3, #5
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	4413      	add	r3, r2
 8008a7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	0151      	lsls	r1, r2, #5
 8008a84:	693a      	ldr	r2, [r7, #16]
 8008a86:	440a      	add	r2, r1
 8008a88:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008a90:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	015a      	lsls	r2, r3, #5
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	4413      	add	r3, r2
 8008a9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	0151      	lsls	r1, r2, #5
 8008aa4:	693a      	ldr	r2, [r7, #16]
 8008aa6:	440a      	add	r2, r1
 8008aa8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008aac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008ab0:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	015a      	lsls	r2, r3, #5
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	4413      	add	r3, r2
 8008aba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68fa      	ldr	r2, [r7, #12]
 8008ac2:	0151      	lsls	r1, r2, #5
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	440a      	add	r2, r1
 8008ac8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008acc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008ad0:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	617b      	str	r3, [r7, #20]
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ade:	d81d      	bhi.n	8008b1c <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	015a      	lsls	r2, r3, #5
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	4413      	add	r3, r2
 8008ae8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008af2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008af6:	d0ec      	beq.n	8008ad2 <USB_HC_Halt+0x1a4>
 8008af8:	e011      	b.n	8008b1e <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	015a      	lsls	r2, r3, #5
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	4413      	add	r3, r2
 8008b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	0151      	lsls	r1, r2, #5
 8008b0c:	693a      	ldr	r2, [r7, #16]
 8008b0e:	440a      	add	r2, r1
 8008b10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008b14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b18:	6013      	str	r3, [r2, #0]
 8008b1a:	e000      	b.n	8008b1e <USB_HC_Halt+0x1f0>
          break;
 8008b1c:	bf00      	nop
    }
  }

  return HAL_OK;
 8008b1e:	2300      	movs	r3, #0
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	371c      	adds	r7, #28
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b086      	sub	sp, #24
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f7ff fabd 	bl	80080bc <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8008b42:	2110      	movs	r1, #16
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f7ff faf5 	bl	8008134 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f7ff fb18 	bl	8008180 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008b50:	2300      	movs	r3, #0
 8008b52:	613b      	str	r3, [r7, #16]
 8008b54:	e01f      	b.n	8008b96 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8008b56:	693b      	ldr	r3, [r7, #16]
 8008b58:	015a      	lsls	r2, r3, #5
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	4413      	add	r3, r2
 8008b5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b6c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b74:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b7c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	015a      	lsls	r2, r3, #5
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	4413      	add	r3, r2
 8008b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	3301      	adds	r3, #1
 8008b94:	613b      	str	r3, [r7, #16]
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	2b0f      	cmp	r3, #15
 8008b9a:	d9dc      	bls.n	8008b56 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	613b      	str	r3, [r7, #16]
 8008ba0:	e034      	b.n	8008c0c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008ba2:	693b      	ldr	r3, [r7, #16]
 8008ba4:	015a      	lsls	r2, r3, #5
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	4413      	add	r3, r2
 8008baa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008bb8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008bc0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008bc8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	015a      	lsls	r2, r3, #5
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	4413      	add	r3, r2
 8008bd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	3301      	adds	r3, #1
 8008be0:	617b      	str	r3, [r7, #20]
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008be8:	d80c      	bhi.n	8008c04 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	015a      	lsls	r2, r3, #5
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008bfc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c00:	d0ec      	beq.n	8008bdc <USB_StopHost+0xb0>
 8008c02:	e000      	b.n	8008c06 <USB_StopHost+0xda>
        break;
 8008c04:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	3301      	adds	r3, #1
 8008c0a:	613b      	str	r3, [r7, #16]
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	2b0f      	cmp	r3, #15
 8008c10:	d9c7      	bls.n	8008ba2 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c18:	461a      	mov	r2, r3
 8008c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c1e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f04f 32ff 	mov.w	r2, #4294967295
 8008c26:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f7ff fa36 	bl	800809a <USB_EnableGlobalInt>

  return HAL_OK;
 8008c2e:	2300      	movs	r3, #0
}
 8008c30:	4618      	mov	r0, r3
 8008c32:	3718      	adds	r7, #24
 8008c34:	46bd      	mov	sp, r7
 8008c36:	bd80      	pop	{r7, pc}

08008c38 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8008c38:	b590      	push	{r4, r7, lr}
 8008c3a:	b089      	sub	sp, #36	; 0x24
 8008c3c:	af04      	add	r7, sp, #16
 8008c3e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 8008c40:	2302      	movs	r3, #2
 8008c42:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 8008c44:	2301      	movs	r3, #1
 8008c46:	2202      	movs	r2, #2
 8008c48:	2102      	movs	r1, #2
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 fc3a 	bl	80094c4 <USBH_FindInterface>
 8008c50:	4603      	mov	r3, r0
 8008c52:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 8008c54:	7bbb      	ldrb	r3, [r7, #14]
 8008c56:	2bff      	cmp	r3, #255	; 0xff
 8008c58:	f000 812a 	beq.w	8008eb0 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 8008c5c:	7bbb      	ldrb	r3, [r7, #14]
 8008c5e:	4619      	mov	r1, r3
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 fc13 	bl	800948c <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 8008c6c:	2050      	movs	r0, #80	; 0x50
 8008c6e:	f002 f8f5 	bl	800ae5c <malloc>
 8008c72:	4603      	mov	r3, r0
 8008c74:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008c7c:	69db      	ldr	r3, [r3, #28]
 8008c7e:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8008c80:	7bbb      	ldrb	r3, [r7, #14]
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	211a      	movs	r1, #26
 8008c86:	fb01 f303 	mul.w	r3, r1, r3
 8008c8a:	4413      	add	r3, r2
 8008c8c:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	b25b      	sxtb	r3, r3
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	da15      	bge.n	8008cc4 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008c98:	7bbb      	ldrb	r3, [r7, #14]
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	211a      	movs	r1, #26
 8008c9e:	fb01 f303 	mul.w	r3, r1, r3
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8008ca8:	781a      	ldrb	r2, [r3, #0]
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008cae:	7bbb      	ldrb	r3, [r7, #14]
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	211a      	movs	r1, #26
 8008cb4:	fb01 f303 	mul.w	r3, r1, r3
 8008cb8:	4413      	add	r3, r2
 8008cba:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8008cbe:	881a      	ldrh	r2, [r3, #0]
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	785b      	ldrb	r3, [r3, #1]
 8008cc8:	4619      	mov	r1, r3
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f000 ff9f 	bl	8009c0e <USBH_AllocPipe>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	7819      	ldrb	r1, [r3, #0]
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	7858      	ldrb	r0, [r3, #1]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008cec:	68ba      	ldr	r2, [r7, #8]
 8008cee:	8952      	ldrh	r2, [r2, #10]
 8008cf0:	9202      	str	r2, [sp, #8]
 8008cf2:	2203      	movs	r2, #3
 8008cf4:	9201      	str	r2, [sp, #4]
 8008cf6:	9300      	str	r3, [sp, #0]
 8008cf8:	4623      	mov	r3, r4
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 ff57 	bl	8009bb0 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	2200      	movs	r2, #0
 8008d08:	4619      	mov	r1, r3
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f001 fa18 	bl	800a140 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 8008d10:	2300      	movs	r3, #0
 8008d12:	2200      	movs	r2, #0
 8008d14:	210a      	movs	r1, #10
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f000 fbd4 	bl	80094c4 <USBH_FindInterface>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 8008d20:	7bbb      	ldrb	r3, [r7, #14]
 8008d22:	2bff      	cmp	r3, #255	; 0xff
 8008d24:	f000 80c4 	beq.w	8008eb0 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8008d28:	7bbb      	ldrb	r3, [r7, #14]
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	211a      	movs	r1, #26
 8008d2e:	fb01 f303 	mul.w	r3, r1, r3
 8008d32:	4413      	add	r3, r2
 8008d34:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8008d38:	781b      	ldrb	r3, [r3, #0]
 8008d3a:	b25b      	sxtb	r3, r3
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	da16      	bge.n	8008d6e <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008d40:	7bbb      	ldrb	r3, [r7, #14]
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	211a      	movs	r1, #26
 8008d46:	fb01 f303 	mul.w	r3, r1, r3
 8008d4a:	4413      	add	r3, r2
 8008d4c:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8008d50:	781a      	ldrb	r2, [r3, #0]
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008d56:	7bbb      	ldrb	r3, [r7, #14]
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	211a      	movs	r1, #26
 8008d5c:	fb01 f303 	mul.w	r3, r1, r3
 8008d60:	4413      	add	r3, r2
 8008d62:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8008d66:	881a      	ldrh	r2, [r3, #0]
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	835a      	strh	r2, [r3, #26]
 8008d6c:	e015      	b.n	8008d9a <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008d6e:	7bbb      	ldrb	r3, [r7, #14]
 8008d70:	687a      	ldr	r2, [r7, #4]
 8008d72:	211a      	movs	r1, #26
 8008d74:	fb01 f303 	mul.w	r3, r1, r3
 8008d78:	4413      	add	r3, r2
 8008d7a:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8008d7e:	781a      	ldrb	r2, [r3, #0]
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008d84:	7bbb      	ldrb	r3, [r7, #14]
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	211a      	movs	r1, #26
 8008d8a:	fb01 f303 	mul.w	r3, r1, r3
 8008d8e:	4413      	add	r3, r2
 8008d90:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8008d94:	881a      	ldrh	r2, [r3, #0]
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8008d9a:	7bbb      	ldrb	r3, [r7, #14]
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	211a      	movs	r1, #26
 8008da0:	fb01 f303 	mul.w	r3, r1, r3
 8008da4:	4413      	add	r3, r2
 8008da6:	f203 3352 	addw	r3, r3, #850	; 0x352
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	b25b      	sxtb	r3, r3
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	da16      	bge.n	8008de0 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008db2:	7bbb      	ldrb	r3, [r7, #14]
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	211a      	movs	r1, #26
 8008db8:	fb01 f303 	mul.w	r3, r1, r3
 8008dbc:	4413      	add	r3, r2
 8008dbe:	f203 3352 	addw	r3, r3, #850	; 0x352
 8008dc2:	781a      	ldrb	r2, [r3, #0]
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008dc8:	7bbb      	ldrb	r3, [r7, #14]
 8008dca:	687a      	ldr	r2, [r7, #4]
 8008dcc:	211a      	movs	r1, #26
 8008dce:	fb01 f303 	mul.w	r3, r1, r3
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8008dd8:	881a      	ldrh	r2, [r3, #0]
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	835a      	strh	r2, [r3, #26]
 8008dde:	e015      	b.n	8008e0c <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008de0:	7bbb      	ldrb	r3, [r7, #14]
 8008de2:	687a      	ldr	r2, [r7, #4]
 8008de4:	211a      	movs	r1, #26
 8008de6:	fb01 f303 	mul.w	r3, r1, r3
 8008dea:	4413      	add	r3, r2
 8008dec:	f203 3352 	addw	r3, r3, #850	; 0x352
 8008df0:	781a      	ldrb	r2, [r3, #0]
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008df6:	7bbb      	ldrb	r3, [r7, #14]
 8008df8:	687a      	ldr	r2, [r7, #4]
 8008dfa:	211a      	movs	r1, #26
 8008dfc:	fb01 f303 	mul.w	r3, r1, r3
 8008e00:	4413      	add	r3, r2
 8008e02:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8008e06:	881a      	ldrh	r2, [r3, #0]
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	7b9b      	ldrb	r3, [r3, #14]
 8008e10:	4619      	mov	r1, r3
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 fefb 	bl	8009c0e <USBH_AllocPipe>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	7bdb      	ldrb	r3, [r3, #15]
 8008e24:	4619      	mov	r1, r3
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f000 fef1 	bl	8009c0e <USBH_AllocPipe>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	461a      	mov	r2, r3
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	7b59      	ldrb	r1, [r3, #13]
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	7b98      	ldrb	r0, [r3, #14]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008e48:	68ba      	ldr	r2, [r7, #8]
 8008e4a:	8b12      	ldrh	r2, [r2, #24]
 8008e4c:	9202      	str	r2, [sp, #8]
 8008e4e:	2202      	movs	r2, #2
 8008e50:	9201      	str	r2, [sp, #4]
 8008e52:	9300      	str	r3, [sp, #0]
 8008e54:	4623      	mov	r3, r4
 8008e56:	4602      	mov	r2, r0
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 fea9 	bl	8009bb0 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	7b19      	ldrb	r1, [r3, #12]
 8008e62:	68bb      	ldr	r3, [r7, #8]
 8008e64:	7bd8      	ldrb	r0, [r3, #15]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008e72:	68ba      	ldr	r2, [r7, #8]
 8008e74:	8b52      	ldrh	r2, [r2, #26]
 8008e76:	9202      	str	r2, [sp, #8]
 8008e78:	2202      	movs	r2, #2
 8008e7a:	9201      	str	r2, [sp, #4]
 8008e7c:	9300      	str	r3, [sp, #0]
 8008e7e:	4623      	mov	r3, r4
 8008e80:	4602      	mov	r2, r0
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f000 fe94 	bl	8009bb0 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	7b5b      	ldrb	r3, [r3, #13]
 8008e94:	2200      	movs	r2, #0
 8008e96:	4619      	mov	r1, r3
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f001 f951 	bl	800a140 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	7b1b      	ldrb	r3, [r3, #12]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f001 f94a 	bl	800a140 <USBH_LL_SetToggle>
      status = USBH_OK;
 8008eac:	2300      	movs	r3, #0
 8008eae:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8008eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3714      	adds	r7, #20
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd90      	pop	{r4, r7, pc}

08008eba <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8008eba:	b580      	push	{r7, lr}
 8008ebc:	b084      	sub	sp, #16
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008ec8:	69db      	ldr	r3, [r3, #28]
 8008eca:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d00e      	beq.n	8008ef2 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	781b      	ldrb	r3, [r3, #0]
 8008ed8:	4619      	mov	r1, r3
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 fe87 	bl	8009bee <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	781b      	ldrb	r3, [r3, #0]
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 feaf 	bl	8009c4a <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	2200      	movs	r2, #0
 8008ef0:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	7b1b      	ldrb	r3, [r3, #12]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00e      	beq.n	8008f18 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	7b1b      	ldrb	r3, [r3, #12]
 8008efe:	4619      	mov	r1, r3
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 fe74 	bl	8009bee <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	7b1b      	ldrb	r3, [r3, #12]
 8008f0a:	4619      	mov	r1, r3
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 fe9c 	bl	8009c4a <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	2200      	movs	r2, #0
 8008f16:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	7b5b      	ldrb	r3, [r3, #13]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d00e      	beq.n	8008f3e <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	7b5b      	ldrb	r3, [r3, #13]
 8008f24:	4619      	mov	r1, r3
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 fe61 	bl	8009bee <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	7b5b      	ldrb	r3, [r3, #13]
 8008f30:	4619      	mov	r1, r3
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 fe89 	bl	8009c4a <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008f44:	69db      	ldr	r3, [r3, #28]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d00b      	beq.n	8008f62 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008f50:	69db      	ldr	r3, [r3, #28]
 8008f52:	4618      	mov	r0, r3
 8008f54:	f001 ff8a 	bl	800ae6c <free>
    phost->pActiveClass->pData = 0U;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008f5e:	2200      	movs	r2, #0
 8008f60:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3710      	adds	r7, #16
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b084      	sub	sp, #16
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8008f74:	2302      	movs	r3, #2
 8008f76:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008f7e:	69db      	ldr	r3, [r3, #28]
 8008f80:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	3340      	adds	r3, #64	; 0x40
 8008f86:	4619      	mov	r1, r3
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 f8b2 	bl	80090f2 <GetLineCoding>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 8008f92:	7bfb      	ldrb	r3, [r7, #15]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d105      	bne.n	8008fa4 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008f9e:	2102      	movs	r1, #2
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	4798      	blx	r3
  }
  return status;
 8008fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3710      	adds	r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}
	...

08008fb0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008fc6:	69db      	ldr	r3, [r3, #28]
 8008fc8:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008fd0:	2b04      	cmp	r3, #4
 8008fd2:	d877      	bhi.n	80090c4 <USBH_CDC_Process+0x114>
 8008fd4:	a201      	add	r2, pc, #4	; (adr r2, 8008fdc <USBH_CDC_Process+0x2c>)
 8008fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fda:	bf00      	nop
 8008fdc:	08008ff1 	.word	0x08008ff1
 8008fe0:	08008ff7 	.word	0x08008ff7
 8008fe4:	08009027 	.word	0x08009027
 8008fe8:	0800909b 	.word	0x0800909b
 8008fec:	080090a9 	.word	0x080090a9
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	73fb      	strb	r3, [r7, #15]
    break;
 8008ff4:	e06d      	b.n	80090d2 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ffa:	4619      	mov	r1, r3
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 f897 	bl	8009130 <SetLineCoding>
 8009002:	4603      	mov	r3, r0
 8009004:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8009006:	7bbb      	ldrb	r3, [r7, #14]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d104      	bne.n	8009016 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	2202      	movs	r2, #2
 8009010:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8009014:	e058      	b.n	80090c8 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 8009016:	7bbb      	ldrb	r3, [r7, #14]
 8009018:	2b01      	cmp	r3, #1
 800901a:	d055      	beq.n	80090c8 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	2204      	movs	r2, #4
 8009020:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8009024:	e050      	b.n	80090c8 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	3340      	adds	r3, #64	; 0x40
 800902a:	4619      	mov	r1, r3
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f000 f860 	bl	80090f2 <GetLineCoding>
 8009032:	4603      	mov	r3, r0
 8009034:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8009036:	7bbb      	ldrb	r3, [r7, #14]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d126      	bne.n	800908a <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	2200      	movs	r2, #0
 8009040:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009044:	68bb      	ldr	r3, [r7, #8]
 8009046:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800904e:	791b      	ldrb	r3, [r3, #4]
 8009050:	429a      	cmp	r2, r3
 8009052:	d13b      	bne.n	80090cc <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800905e:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009060:	429a      	cmp	r2, r3
 8009062:	d133      	bne.n	80090cc <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800906e:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009070:	429a      	cmp	r2, r3
 8009072:	d12b      	bne.n	80090cc <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800907c:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800907e:	429a      	cmp	r2, r3
 8009080:	d124      	bne.n	80090cc <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 f95a 	bl	800933c <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8009088:	e020      	b.n	80090cc <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800908a:	7bbb      	ldrb	r3, [r7, #14]
 800908c:	2b01      	cmp	r3, #1
 800908e:	d01d      	beq.n	80090cc <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	2204      	movs	r2, #4
 8009094:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8009098:	e018      	b.n	80090cc <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f000 f867 	bl	800916e <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 f8dc 	bl	800925e <CDC_ProcessReception>
    break;
 80090a6:	e014      	b.n	80090d2 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 80090a8:	2100      	movs	r1, #0
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f000 fb08 	bl	80096c0 <USBH_ClrFeature>
 80090b0:	4603      	mov	r3, r0
 80090b2:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 80090b4:	7bbb      	ldrb	r3, [r7, #14]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d10a      	bne.n	80090d0 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	2200      	movs	r2, #0
 80090be:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 80090c2:	e005      	b.n	80090d0 <USBH_CDC_Process+0x120>

  default:
    break;
 80090c4:	bf00      	nop
 80090c6:	e004      	b.n	80090d2 <USBH_CDC_Process+0x122>
    break;
 80090c8:	bf00      	nop
 80090ca:	e002      	b.n	80090d2 <USBH_CDC_Process+0x122>
    break;
 80090cc:	bf00      	nop
 80090ce:	e000      	b.n	80090d2 <USBH_CDC_Process+0x122>
    break;
 80090d0:	bf00      	nop

  }

  return status;
 80090d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3710      	adds	r7, #16
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}

080090dc <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 80090dc:	b480      	push	{r7}
 80090de:	b083      	sub	sp, #12
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	370c      	adds	r7, #12
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr

080090f2 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80090f2:	b580      	push	{r7, lr}
 80090f4:	b082      	sub	sp, #8
 80090f6:	af00      	add	r7, sp, #0
 80090f8:	6078      	str	r0, [r7, #4]
 80090fa:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	22a1      	movs	r2, #161	; 0xa1
 8009100:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2221      	movs	r2, #33	; 0x21
 8009106:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2200      	movs	r2, #0
 800910c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2207      	movs	r2, #7
 8009118:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	2207      	movs	r2, #7
 800911e:	4619      	mov	r1, r3
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f000 faf1 	bl	8009708 <USBH_CtlReq>
 8009126:	4603      	mov	r3, r0
}
 8009128:	4618      	mov	r0, r3
 800912a:	3708      	adds	r7, #8
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}

08009130 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b082      	sub	sp, #8
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2221      	movs	r2, #33	; 0x21
 800913e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2220      	movs	r2, #32
 8009144:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2200      	movs	r2, #0
 800914a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2207      	movs	r2, #7
 8009156:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	2207      	movs	r2, #7
 800915c:	4619      	mov	r1, r3
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f000 fad2 	bl	8009708 <USBH_CtlReq>
 8009164:	4603      	mov	r3, r0
}
 8009166:	4618      	mov	r0, r3
 8009168:	3708      	adds	r7, #8
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}

0800916e <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800916e:	b580      	push	{r7, lr}
 8009170:	b086      	sub	sp, #24
 8009172:	af02      	add	r7, sp, #8
 8009174:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800917c:	69db      	ldr	r3, [r3, #28]
 800917e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009180:	2300      	movs	r3, #0
 8009182:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800918a:	2b01      	cmp	r3, #1
 800918c:	d002      	beq.n	8009194 <CDC_ProcessTransmission+0x26>
 800918e:	2b02      	cmp	r3, #2
 8009190:	d025      	beq.n	80091de <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 8009192:	e060      	b.n	8009256 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	8b12      	ldrh	r2, [r2, #24]
 800919c:	4293      	cmp	r3, r2
 800919e:	d90c      	bls.n	80091ba <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	69d9      	ldr	r1, [r3, #28]
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	8b1a      	ldrh	r2, [r3, #24]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	7b58      	ldrb	r0, [r3, #13]
 80091ac:	2301      	movs	r3, #1
 80091ae:	9300      	str	r3, [sp, #0]
 80091b0:	4603      	mov	r3, r0
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f000 fcb9 	bl	8009b2a <USBH_BulkSendData>
 80091b8:	e00c      	b.n	80091d4 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 80091c2:	b29a      	uxth	r2, r3
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	7b58      	ldrb	r0, [r3, #13]
 80091c8:	2301      	movs	r3, #1
 80091ca:	9300      	str	r3, [sp, #0]
 80091cc:	4603      	mov	r3, r0
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f000 fcab 	bl	8009b2a <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2202      	movs	r2, #2
 80091d8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 80091dc:	e03b      	b.n	8009256 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	7b5b      	ldrb	r3, [r3, #13]
 80091e2:	4619      	mov	r1, r3
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f000 ff81 	bl	800a0ec <USBH_LL_GetURBState>
 80091ea:	4603      	mov	r3, r0
 80091ec:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 80091ee:	7afb      	ldrb	r3, [r7, #11]
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d128      	bne.n	8009246 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091f8:	68fa      	ldr	r2, [r7, #12]
 80091fa:	8b12      	ldrh	r2, [r2, #24]
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d90e      	bls.n	800921e <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009204:	68fa      	ldr	r2, [r7, #12]
 8009206:	8b12      	ldrh	r2, [r2, #24]
 8009208:	1a9a      	subs	r2, r3, r2
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	69db      	ldr	r3, [r3, #28]
 8009212:	68fa      	ldr	r2, [r7, #12]
 8009214:	8b12      	ldrh	r2, [r2, #24]
 8009216:	441a      	add	r2, r3
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	61da      	str	r2, [r3, #28]
 800921c:	e002      	b.n	8009224 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2200      	movs	r2, #0
 8009222:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009228:	2b00      	cmp	r3, #0
 800922a:	d004      	beq.n	8009236 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2201      	movs	r2, #1
 8009230:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8009234:	e00e      	b.n	8009254 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2200      	movs	r2, #0
 800923a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f000 f868 	bl	8009314 <USBH_CDC_TransmitCallback>
    break;
 8009244:	e006      	b.n	8009254 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 8009246:	7afb      	ldrb	r3, [r7, #11]
 8009248:	2b02      	cmp	r3, #2
 800924a:	d103      	bne.n	8009254 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	2201      	movs	r2, #1
 8009250:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8009254:	bf00      	nop
  }
}
 8009256:	bf00      	nop
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}

0800925e <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b086      	sub	sp, #24
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800926c:	69db      	ldr	r3, [r3, #28]
 800926e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009270:	2300      	movs	r3, #0
 8009272:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800927a:	2b03      	cmp	r3, #3
 800927c:	d002      	beq.n	8009284 <CDC_ProcessReception+0x26>
 800927e:	2b04      	cmp	r3, #4
 8009280:	d00e      	beq.n	80092a0 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8009282:	e043      	b.n	800930c <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	6a19      	ldr	r1, [r3, #32]
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	8b5a      	ldrh	r2, [r3, #26]
 800928c:	697b      	ldr	r3, [r7, #20]
 800928e:	7b1b      	ldrb	r3, [r3, #12]
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 fc6f 	bl	8009b74 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	2204      	movs	r2, #4
 800929a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800929e:	e035      	b.n	800930c <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	7b1b      	ldrb	r3, [r3, #12]
 80092a4:	4619      	mov	r1, r3
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	f000 ff20 	bl	800a0ec <USBH_LL_GetURBState>
 80092ac:	4603      	mov	r3, r0
 80092ae:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 80092b0:	7cfb      	ldrb	r3, [r7, #19]
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d129      	bne.n	800930a <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	7b1b      	ldrb	r3, [r3, #12]
 80092ba:	4619      	mov	r1, r3
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 fe83 	bl	8009fc8 <USBH_LL_GetLastXferSize>
 80092c2:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c8:	68fa      	ldr	r2, [r7, #12]
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d016      	beq.n	80092fc <CDC_ProcessReception+0x9e>
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	8b5b      	ldrh	r3, [r3, #26]
 80092d2:	461a      	mov	r2, r3
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d910      	bls.n	80092fc <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	1ad2      	subs	r2, r2, r3
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	6a1a      	ldr	r2, [r3, #32]
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	441a      	add	r2, r3
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80092f2:	697b      	ldr	r3, [r7, #20]
 80092f4:	2203      	movs	r2, #3
 80092f6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 80092fa:	e006      	b.n	800930a <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	2200      	movs	r2, #0
 8009300:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f80f 	bl	8009328 <USBH_CDC_ReceiveCallback>
    break;
 800930a:	bf00      	nop
  }
}
 800930c:	bf00      	nop
 800930e:	3718      	adds	r7, #24
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]

}
 800931c:	bf00      	nop
 800931e:	370c      	adds	r7, #12
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr

08009328 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009328:	b480      	push	{r7}
 800932a:	b083      	sub	sp, #12
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]

}
 8009330:	bf00      	nop
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]

}
 8009344:	bf00      	nop
 8009346:	370c      	adds	r7, #12
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b084      	sub	sp, #16
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	4613      	mov	r3, r2
 800935c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d101      	bne.n	8009368 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009364:	2302      	movs	r3, #2
 8009366:	e019      	b.n	800939c <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	79fa      	ldrb	r2, [r7, #7]
 800936c:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8009380:	68f8      	ldr	r0, [r7, #12]
 8009382:	f000 f80f 	bl	80093a4 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d003      	beq.n	8009394 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	68ba      	ldr	r2, [r7, #8]
 8009390:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8009394:	68f8      	ldr	r0, [r7, #12]
 8009396:	f000 fda5 	bl	8009ee4 <USBH_LL_Init>

  return USBH_OK;
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3710      	adds	r7, #16
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80093ac:	2300      	movs	r3, #0
 80093ae:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 80093b0:	e008      	b.n	80093c4 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	68fa      	ldr	r2, [r7, #12]
 80093b6:	32e0      	adds	r2, #224	; 0xe0
 80093b8:	2100      	movs	r1, #0
 80093ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	3301      	adds	r3, #1
 80093c2:	60fb      	str	r3, [r7, #12]
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2b0e      	cmp	r3, #14
 80093c8:	d9f3      	bls.n	80093b2 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 80093ca:	2300      	movs	r3, #0
 80093cc:	60fb      	str	r3, [r7, #12]
 80093ce:	e009      	b.n	80093e4 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	4413      	add	r3, r2
 80093d6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80093da:	2200      	movs	r2, #0
 80093dc:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	3301      	adds	r3, #1
 80093e2:	60fb      	str	r3, [r7, #12]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093ea:	d3f1      	bcc.n	80093d0 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2200      	movs	r2, #0
 80093f6:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2200      	movs	r2, #0
 8009402:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2201      	movs	r2, #1
 800940a:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2240      	movs	r2, #64	; 0x40
 8009410:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2200      	movs	r2, #0
 8009416:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	2200      	movs	r2, #0
 800941c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2201      	movs	r2, #1
 8009424:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3714      	adds	r7, #20
 800942e:	46bd      	mov	sp, r7
 8009430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009434:	4770      	bx	lr

08009436 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009436:	b480      	push	{r7}
 8009438:	b085      	sub	sp, #20
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
 800943e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8009440:	2300      	movs	r3, #0
 8009442:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d017      	beq.n	800947a <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009450:	2b00      	cmp	r3, #0
 8009452:	d10f      	bne.n	8009474 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800945a:	1c59      	adds	r1, r3, #1
 800945c:	687a      	ldr	r2, [r7, #4]
 800945e:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	33dc      	adds	r3, #220	; 0xdc
 8009466:	009b      	lsls	r3, r3, #2
 8009468:	4413      	add	r3, r2
 800946a:	683a      	ldr	r2, [r7, #0]
 800946c:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800946e:	2300      	movs	r3, #0
 8009470:	73fb      	strb	r3, [r7, #15]
 8009472:	e004      	b.n	800947e <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009474:	2302      	movs	r3, #2
 8009476:	73fb      	strb	r3, [r7, #15]
 8009478:	e001      	b.n	800947e <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800947a:	2302      	movs	r3, #2
 800947c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800947e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009480:	4618      	mov	r0, r3
 8009482:	3714      	adds	r7, #20
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr

0800948c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800948c:	b480      	push	{r7}
 800948e:	b085      	sub	sp, #20
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	460b      	mov	r3, r1
 8009496:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8009498:	2300      	movs	r3, #0
 800949a:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 80094a2:	78fa      	ldrb	r2, [r7, #3]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d204      	bcs.n	80094b2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	78fa      	ldrb	r2, [r7, #3]
 80094ac:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 80094b0:	e001      	b.n	80094b6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 80094b2:	2302      	movs	r3, #2
 80094b4:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80094b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3714      	adds	r7, #20
 80094bc:	46bd      	mov	sp, r7
 80094be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c2:	4770      	bx	lr

080094c4 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b087      	sub	sp, #28
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
 80094cc:	4608      	mov	r0, r1
 80094ce:	4611      	mov	r1, r2
 80094d0:	461a      	mov	r2, r3
 80094d2:	4603      	mov	r3, r0
 80094d4:	70fb      	strb	r3, [r7, #3]
 80094d6:	460b      	mov	r3, r1
 80094d8:	70bb      	strb	r3, [r7, #2]
 80094da:	4613      	mov	r3, r2
 80094dc:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 80094de:	2300      	movs	r3, #0
 80094e0:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 80094e2:	2300      	movs	r3, #0
 80094e4:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f503 734d 	add.w	r3, r3, #820	; 0x334
 80094ec:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80094ee:	e025      	b.n	800953c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80094f0:	7dfb      	ldrb	r3, [r7, #23]
 80094f2:	221a      	movs	r2, #26
 80094f4:	fb02 f303 	mul.w	r3, r2, r3
 80094f8:	3308      	adds	r3, #8
 80094fa:	68fa      	ldr	r2, [r7, #12]
 80094fc:	4413      	add	r3, r2
 80094fe:	3302      	adds	r3, #2
 8009500:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	795b      	ldrb	r3, [r3, #5]
 8009506:	78fa      	ldrb	r2, [r7, #3]
 8009508:	429a      	cmp	r2, r3
 800950a:	d002      	beq.n	8009512 <USBH_FindInterface+0x4e>
 800950c:	78fb      	ldrb	r3, [r7, #3]
 800950e:	2bff      	cmp	r3, #255	; 0xff
 8009510:	d111      	bne.n	8009536 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8009516:	78ba      	ldrb	r2, [r7, #2]
 8009518:	429a      	cmp	r2, r3
 800951a:	d002      	beq.n	8009522 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800951c:	78bb      	ldrb	r3, [r7, #2]
 800951e:	2bff      	cmp	r3, #255	; 0xff
 8009520:	d109      	bne.n	8009536 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009522:	693b      	ldr	r3, [r7, #16]
 8009524:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8009526:	787a      	ldrb	r2, [r7, #1]
 8009528:	429a      	cmp	r2, r3
 800952a:	d002      	beq.n	8009532 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800952c:	787b      	ldrb	r3, [r7, #1]
 800952e:	2bff      	cmp	r3, #255	; 0xff
 8009530:	d101      	bne.n	8009536 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009532:	7dfb      	ldrb	r3, [r7, #23]
 8009534:	e006      	b.n	8009544 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009536:	7dfb      	ldrb	r3, [r7, #23]
 8009538:	3301      	adds	r3, #1
 800953a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800953c:	7dfb      	ldrb	r3, [r7, #23]
 800953e:	2b01      	cmp	r3, #1
 8009540:	d9d6      	bls.n	80094f0 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009542:	23ff      	movs	r3, #255	; 0xff
}
 8009544:	4618      	mov	r0, r3
 8009546:	371c      	adds	r7, #28
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr

08009550 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b082      	sub	sp, #8
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f000 fcff 	bl	8009f5c <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800955e:	2101      	movs	r1, #1
 8009560:	6878      	ldr	r0, [r7, #4]
 8009562:	f000 fdd6 	bl	800a112 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009566:	2300      	movs	r3, #0
}
 8009568:	4618      	mov	r0, r3
 800956a:	3708      	adds	r7, #8
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	683a      	ldr	r2, [r7, #0]
 800957e:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8009582:	bf00      	nop
 8009584:	370c      	adds	r7, #12
 8009586:	46bd      	mov	sp, r7
 8009588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958c:	4770      	bx	lr

0800958e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800958e:	b580      	push	{r7, lr}
 8009590:	b082      	sub	sp, #8
 8009592:	af00      	add	r7, sp, #0
 8009594:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800959c:	1c5a      	adds	r2, r3, #1
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f000 f804 	bl	80095b2 <USBH_HandleSof>
}
 80095aa:	bf00      	nop
 80095ac:	3708      	adds	r7, #8
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b082      	sub	sp, #8
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	b2db      	uxtb	r3, r3
 80095c0:	2b0b      	cmp	r3, #11
 80095c2:	d10a      	bne.n	80095da <USBH_HandleSof+0x28>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d005      	beq.n	80095da <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80095d4:	699b      	ldr	r3, [r3, #24]
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	4798      	blx	r3
  }
}
 80095da:	bf00      	nop
 80095dc:	3708      	adds	r7, #8
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}

080095e2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 80095e2:	b480      	push	{r7}
 80095e4:	b083      	sub	sp, #12
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2201      	movs	r2, #1
 80095ee:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 80095f2:	bf00      	nop
}
 80095f4:	370c      	adds	r7, #12
 80095f6:	46bd      	mov	sp, r7
 80095f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fc:	4770      	bx	lr

080095fe <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 80095fe:	b480      	push	{r7}
 8009600:	b083      	sub	sp, #12
 8009602:	af00      	add	r7, sp, #0
 8009604:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2200      	movs	r2, #0
 800960a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800960e:	bf00      	nop
}
 8009610:	370c      	adds	r7, #12
 8009612:	46bd      	mov	sp, r7
 8009614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009618:	4770      	bx	lr

0800961a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800961a:	b580      	push	{r7, lr}
 800961c:	b082      	sub	sp, #8
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	781b      	ldrb	r3, [r3, #0]
 8009626:	b2db      	uxtb	r3, r3
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10f      	bne.n	800964c <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2201      	movs	r2, #1
 8009630:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800963a:	2b00      	cmp	r3, #0
 800963c:	d00e      	beq.n	800965c <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009644:	2104      	movs	r1, #4
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	4798      	blx	r3
 800964a:	e007      	b.n	800965c <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009652:	2b01      	cmp	r3, #1
 8009654:	d102      	bne.n	800965c <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2202      	movs	r2, #2
 800965a:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3708      	adds	r7, #8
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8009666:	b580      	push	{r7, lr}
 8009668:	b082      	sub	sp, #8
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f000 fc8f 	bl	8009f92 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	791b      	ldrb	r3, [r3, #4]
 8009678:	4619      	mov	r1, r3
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 fae5 	bl	8009c4a <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	795b      	ldrb	r3, [r3, #5]
 8009684:	4619      	mov	r1, r3
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 fadf 	bl	8009c4a <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2200      	movs	r2, #0
 8009690:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800969a:	2b00      	cmp	r3, #0
 800969c:	d005      	beq.n	80096aa <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80096a4:	2105      	movs	r1, #5
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f000 fc56 	bl	8009f5c <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2203      	movs	r2, #3
 80096b4:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80096b6:	2300      	movs	r3, #0
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3708      	adds	r7, #8
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b082      	sub	sp, #8
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	460b      	mov	r3, r1
 80096ca:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	789b      	ldrb	r3, [r3, #2]
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d10f      	bne.n	80096f4 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2202      	movs	r2, #2
 80096d8:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2201      	movs	r2, #1
 80096de:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2200      	movs	r2, #0
 80096e4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80096e6:	78fb      	ldrb	r3, [r7, #3]
 80096e8:	b29a      	uxth	r2, r3
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2200      	movs	r2, #0
 80096f2:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 80096f4:	2200      	movs	r2, #0
 80096f6:	2100      	movs	r1, #0
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 f805 	bl	8009708 <USBH_CtlReq>
 80096fe:	4603      	mov	r3, r0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3708      	adds	r7, #8
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b086      	sub	sp, #24
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	4613      	mov	r3, r2
 8009714:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009716:	2301      	movs	r3, #1
 8009718:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	789b      	ldrb	r3, [r3, #2]
 800971e:	2b01      	cmp	r3, #1
 8009720:	d002      	beq.n	8009728 <USBH_CtlReq+0x20>
 8009722:	2b02      	cmp	r3, #2
 8009724:	d00f      	beq.n	8009746 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 8009726:	e034      	b.n	8009792 <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	68ba      	ldr	r2, [r7, #8]
 800972c:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	88fa      	ldrh	r2, [r7, #6]
 8009732:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2201      	movs	r2, #1
 8009738:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2202      	movs	r2, #2
 800973e:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8009740:	2301      	movs	r3, #1
 8009742:	75fb      	strb	r3, [r7, #23]
    break;
 8009744:	e025      	b.n	8009792 <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 8009746:	68f8      	ldr	r0, [r7, #12]
 8009748:	f000 f828 	bl	800979c <USBH_HandleControl>
 800974c:	4603      	mov	r3, r0
 800974e:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 8009750:	7dfb      	ldrb	r3, [r7, #23]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d108      	bne.n	8009768 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2201      	movs	r2, #1
 800975a:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2200      	movs	r2, #0
 8009760:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8009762:	2300      	movs	r3, #0
 8009764:	75fb      	strb	r3, [r7, #23]
    break;
 8009766:	e013      	b.n	8009790 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8009768:	7dfb      	ldrb	r3, [r7, #23]
 800976a:	2b03      	cmp	r3, #3
 800976c:	d108      	bne.n	8009780 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	2201      	movs	r2, #1
 8009772:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	2200      	movs	r2, #0
 8009778:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800977a:	2303      	movs	r3, #3
 800977c:	75fb      	strb	r3, [r7, #23]
    break;
 800977e:	e007      	b.n	8009790 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8009780:	7dfb      	ldrb	r3, [r7, #23]
 8009782:	2b02      	cmp	r3, #2
 8009784:	d104      	bne.n	8009790 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2201      	movs	r2, #1
 800978a:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800978c:	2302      	movs	r3, #2
 800978e:	75fb      	strb	r3, [r7, #23]
    break;
 8009790:	bf00      	nop
  }
  return status;
 8009792:	7dfb      	ldrb	r3, [r7, #23]
}
 8009794:	4618      	mov	r0, r3
 8009796:	3718      	adds	r7, #24
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af02      	add	r7, sp, #8
 80097a2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80097a4:	2301      	movs	r3, #1
 80097a6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80097a8:	2300      	movs	r3, #0
 80097aa:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	7e1b      	ldrb	r3, [r3, #24]
 80097b0:	3b01      	subs	r3, #1
 80097b2:	2b0a      	cmp	r3, #10
 80097b4:	f200 814c 	bhi.w	8009a50 <USBH_HandleControl+0x2b4>
 80097b8:	a201      	add	r2, pc, #4	; (adr r2, 80097c0 <USBH_HandleControl+0x24>)
 80097ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097be:	bf00      	nop
 80097c0:	080097ed 	.word	0x080097ed
 80097c4:	08009807 	.word	0x08009807
 80097c8:	08009871 	.word	0x08009871
 80097cc:	08009897 	.word	0x08009897
 80097d0:	080098cf 	.word	0x080098cf
 80097d4:	080098fb 	.word	0x080098fb
 80097d8:	0800994d 	.word	0x0800994d
 80097dc:	0800996f 	.word	0x0800996f
 80097e0:	080099ab 	.word	0x080099ab
 80097e4:	080099d3 	.word	0x080099d3
 80097e8:	08009a11 	.word	0x08009a11
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f103 0110 	add.w	r1, r3, #16
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	795b      	ldrb	r3, [r3, #5]
 80097f6:	461a      	mov	r2, r3
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 f939 	bl	8009a70 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2202      	movs	r2, #2
 8009802:	761a      	strb	r2, [r3, #24]
    break;
 8009804:	e12f      	b.n	8009a66 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	795b      	ldrb	r3, [r3, #5]
 800980a:	4619      	mov	r1, r3
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 fc6d 	bl	800a0ec <USBH_LL_GetURBState>
 8009812:	4603      	mov	r3, r0
 8009814:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8009816:	7bbb      	ldrb	r3, [r7, #14]
 8009818:	2b01      	cmp	r3, #1
 800981a:	d11e      	bne.n	800985a <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	7c1b      	ldrb	r3, [r3, #16]
 8009820:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009824:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	8adb      	ldrh	r3, [r3, #22]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d00a      	beq.n	8009844 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800982e:	7b7b      	ldrb	r3, [r7, #13]
 8009830:	2b80      	cmp	r3, #128	; 0x80
 8009832:	d103      	bne.n	800983c <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2203      	movs	r2, #3
 8009838:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800983a:	e10b      	b.n	8009a54 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2205      	movs	r2, #5
 8009840:	761a      	strb	r2, [r3, #24]
    break;
 8009842:	e107      	b.n	8009a54 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 8009844:	7b7b      	ldrb	r3, [r7, #13]
 8009846:	2b80      	cmp	r3, #128	; 0x80
 8009848:	d103      	bne.n	8009852 <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2209      	movs	r2, #9
 800984e:	761a      	strb	r2, [r3, #24]
    break;
 8009850:	e100      	b.n	8009a54 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2207      	movs	r2, #7
 8009856:	761a      	strb	r2, [r3, #24]
    break;
 8009858:	e0fc      	b.n	8009a54 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800985a:	7bbb      	ldrb	r3, [r7, #14]
 800985c:	2b04      	cmp	r3, #4
 800985e:	d003      	beq.n	8009868 <USBH_HandleControl+0xcc>
 8009860:	7bbb      	ldrb	r3, [r7, #14]
 8009862:	2b02      	cmp	r3, #2
 8009864:	f040 80f6 	bne.w	8009a54 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	220b      	movs	r2, #11
 800986c:	761a      	strb	r2, [r3, #24]
    break;
 800986e:	e0f1      	b.n	8009a54 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8009876:	b29a      	uxth	r2, r3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6899      	ldr	r1, [r3, #8]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	899a      	ldrh	r2, [r3, #12]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	791b      	ldrb	r3, [r3, #4]
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f930 	bl	8009aee <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2204      	movs	r2, #4
 8009892:	761a      	strb	r2, [r3, #24]
    break;
 8009894:	e0e7      	b.n	8009a66 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	791b      	ldrb	r3, [r3, #4]
 800989a:	4619      	mov	r1, r3
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 fc25 	bl	800a0ec <USBH_LL_GetURBState>
 80098a2:	4603      	mov	r3, r0
 80098a4:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 80098a6:	7bbb      	ldrb	r3, [r7, #14]
 80098a8:	2b01      	cmp	r3, #1
 80098aa:	d102      	bne.n	80098b2 <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2209      	movs	r2, #9
 80098b0:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 80098b2:	7bbb      	ldrb	r3, [r7, #14]
 80098b4:	2b05      	cmp	r3, #5
 80098b6:	d102      	bne.n	80098be <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 80098b8:	2303      	movs	r3, #3
 80098ba:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80098bc:	e0cc      	b.n	8009a58 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 80098be:	7bbb      	ldrb	r3, [r7, #14]
 80098c0:	2b04      	cmp	r3, #4
 80098c2:	f040 80c9 	bne.w	8009a58 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	220b      	movs	r2, #11
 80098ca:	761a      	strb	r2, [r3, #24]
    break;
 80098cc:	e0c4      	b.n	8009a58 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6899      	ldr	r1, [r3, #8]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	899a      	ldrh	r2, [r3, #12]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	7958      	ldrb	r0, [r3, #5]
 80098da:	2301      	movs	r3, #1
 80098dc:	9300      	str	r3, [sp, #0]
 80098de:	4603      	mov	r3, r0
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f000 f8df 	bl	8009aa4 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80098ec:	b29a      	uxth	r2, r3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2206      	movs	r2, #6
 80098f6:	761a      	strb	r2, [r3, #24]
    break;
 80098f8:	e0b5      	b.n	8009a66 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	795b      	ldrb	r3, [r3, #5]
 80098fe:	4619      	mov	r1, r3
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 fbf3 	bl	800a0ec <USBH_LL_GetURBState>
 8009906:	4603      	mov	r3, r0
 8009908:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800990a:	7bbb      	ldrb	r3, [r7, #14]
 800990c:	2b01      	cmp	r3, #1
 800990e:	d103      	bne.n	8009918 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2207      	movs	r2, #7
 8009914:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8009916:	e0a1      	b.n	8009a5c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8009918:	7bbb      	ldrb	r3, [r7, #14]
 800991a:	2b05      	cmp	r3, #5
 800991c:	d105      	bne.n	800992a <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	220c      	movs	r2, #12
 8009922:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8009924:	2303      	movs	r3, #3
 8009926:	73fb      	strb	r3, [r7, #15]
    break;
 8009928:	e098      	b.n	8009a5c <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800992a:	7bbb      	ldrb	r3, [r7, #14]
 800992c:	2b02      	cmp	r3, #2
 800992e:	d103      	bne.n	8009938 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2205      	movs	r2, #5
 8009934:	761a      	strb	r2, [r3, #24]
    break;
 8009936:	e091      	b.n	8009a5c <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8009938:	7bbb      	ldrb	r3, [r7, #14]
 800993a:	2b04      	cmp	r3, #4
 800993c:	f040 808e 	bne.w	8009a5c <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	220b      	movs	r2, #11
 8009944:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 8009946:	2302      	movs	r3, #2
 8009948:	73fb      	strb	r3, [r7, #15]
    break;
 800994a:	e087      	b.n	8009a5c <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	791b      	ldrb	r3, [r3, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	2100      	movs	r1, #0
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 f8ca 	bl	8009aee <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8009960:	b29a      	uxth	r2, r3
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2208      	movs	r2, #8
 800996a:	761a      	strb	r2, [r3, #24]

    break;
 800996c:	e07b      	b.n	8009a66 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	791b      	ldrb	r3, [r3, #4]
 8009972:	4619      	mov	r1, r3
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 fbb9 	bl	800a0ec <USBH_LL_GetURBState>
 800997a:	4603      	mov	r3, r0
 800997c:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800997e:	7bbb      	ldrb	r3, [r7, #14]
 8009980:	2b01      	cmp	r3, #1
 8009982:	d105      	bne.n	8009990 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	220d      	movs	r2, #13
 8009988:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800998a:	2300      	movs	r3, #0
 800998c:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800998e:	e067      	b.n	8009a60 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 8009990:	7bbb      	ldrb	r3, [r7, #14]
 8009992:	2b04      	cmp	r3, #4
 8009994:	d103      	bne.n	800999e <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	220b      	movs	r2, #11
 800999a:	761a      	strb	r2, [r3, #24]
    break;
 800999c:	e060      	b.n	8009a60 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800999e:	7bbb      	ldrb	r3, [r7, #14]
 80099a0:	2b05      	cmp	r3, #5
 80099a2:	d15d      	bne.n	8009a60 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 80099a4:	2303      	movs	r3, #3
 80099a6:	73fb      	strb	r3, [r7, #15]
    break;
 80099a8:	e05a      	b.n	8009a60 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	795a      	ldrb	r2, [r3, #5]
 80099ae:	2301      	movs	r3, #1
 80099b0:	9300      	str	r3, [sp, #0]
 80099b2:	4613      	mov	r3, r2
 80099b4:	2200      	movs	r2, #0
 80099b6:	2100      	movs	r1, #0
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f000 f873 	bl	8009aa4 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 80099c4:	b29a      	uxth	r2, r3
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	220a      	movs	r2, #10
 80099ce:	761a      	strb	r2, [r3, #24]
    break;
 80099d0:	e049      	b.n	8009a66 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	795b      	ldrb	r3, [r3, #5]
 80099d6:	4619      	mov	r1, r3
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f000 fb87 	bl	800a0ec <USBH_LL_GetURBState>
 80099de:	4603      	mov	r3, r0
 80099e0:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 80099e2:	7bbb      	ldrb	r3, [r7, #14]
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d105      	bne.n	80099f4 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 80099e8:	2300      	movs	r3, #0
 80099ea:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	220d      	movs	r2, #13
 80099f0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 80099f2:	e037      	b.n	8009a64 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 80099f4:	7bbb      	ldrb	r3, [r7, #14]
 80099f6:	2b02      	cmp	r3, #2
 80099f8:	d103      	bne.n	8009a02 <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2209      	movs	r2, #9
 80099fe:	761a      	strb	r2, [r3, #24]
    break;
 8009a00:	e030      	b.n	8009a64 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8009a02:	7bbb      	ldrb	r3, [r7, #14]
 8009a04:	2b04      	cmp	r3, #4
 8009a06:	d12d      	bne.n	8009a64 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	220b      	movs	r2, #11
 8009a0c:	761a      	strb	r2, [r3, #24]
    break;
 8009a0e:	e029      	b.n	8009a64 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	7e5b      	ldrb	r3, [r3, #25]
 8009a14:	3301      	adds	r3, #1
 8009a16:	b2da      	uxtb	r2, r3
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	765a      	strb	r2, [r3, #25]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	7e5b      	ldrb	r3, [r3, #25]
 8009a20:	2b02      	cmp	r3, #2
 8009a22:	d809      	bhi.n	8009a38 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f000 fab4 	bl	8009f92 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2201      	movs	r2, #1
 8009a2e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2201      	movs	r2, #1
 8009a34:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8009a36:	e016      	b.n	8009a66 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009a3e:	2106      	movs	r1, #6
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2200      	movs	r2, #0
 8009a48:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 8009a4a:	2302      	movs	r3, #2
 8009a4c:	73fb      	strb	r3, [r7, #15]
    break;
 8009a4e:	e00a      	b.n	8009a66 <USBH_HandleControl+0x2ca>

  default:
    break;
 8009a50:	bf00      	nop
 8009a52:	e008      	b.n	8009a66 <USBH_HandleControl+0x2ca>
    break;
 8009a54:	bf00      	nop
 8009a56:	e006      	b.n	8009a66 <USBH_HandleControl+0x2ca>
    break;
 8009a58:	bf00      	nop
 8009a5a:	e004      	b.n	8009a66 <USBH_HandleControl+0x2ca>
    break;
 8009a5c:	bf00      	nop
 8009a5e:	e002      	b.n	8009a66 <USBH_HandleControl+0x2ca>
    break;
 8009a60:	bf00      	nop
 8009a62:	e000      	b.n	8009a66 <USBH_HandleControl+0x2ca>
    break;
 8009a64:	bf00      	nop
  }
  return status;
 8009a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3710      	adds	r7, #16
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b088      	sub	sp, #32
 8009a74:	af04      	add	r7, sp, #16
 8009a76:	60f8      	str	r0, [r7, #12]
 8009a78:	60b9      	str	r1, [r7, #8]
 8009a7a:	4613      	mov	r3, r2
 8009a7c:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009a7e:	79f9      	ldrb	r1, [r7, #7]
 8009a80:	2300      	movs	r3, #0
 8009a82:	9303      	str	r3, [sp, #12]
 8009a84:	2308      	movs	r3, #8
 8009a86:	9302      	str	r3, [sp, #8]
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	9301      	str	r3, [sp, #4]
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	9300      	str	r3, [sp, #0]
 8009a90:	2300      	movs	r3, #0
 8009a92:	2200      	movs	r2, #0
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	f000 faf8 	bl	800a08a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009a9a:	2300      	movs	r3, #0
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	3710      	adds	r7, #16
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}

08009aa4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b088      	sub	sp, #32
 8009aa8:	af04      	add	r7, sp, #16
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	4611      	mov	r1, r2
 8009ab0:	461a      	mov	r2, r3
 8009ab2:	460b      	mov	r3, r1
 8009ab4:	80fb      	strh	r3, [r7, #6]
 8009ab6:	4613      	mov	r3, r2
 8009ab8:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d001      	beq.n	8009ac8 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009ac8:	7979      	ldrb	r1, [r7, #5]
 8009aca:	7e3b      	ldrb	r3, [r7, #24]
 8009acc:	9303      	str	r3, [sp, #12]
 8009ace:	88fb      	ldrh	r3, [r7, #6]
 8009ad0:	9302      	str	r3, [sp, #8]
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	9301      	str	r3, [sp, #4]
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	9300      	str	r3, [sp, #0]
 8009ada:	2300      	movs	r3, #0
 8009adc:	2200      	movs	r2, #0
 8009ade:	68f8      	ldr	r0, [r7, #12]
 8009ae0:	f000 fad3 	bl	800a08a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	3710      	adds	r7, #16
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bd80      	pop	{r7, pc}

08009aee <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8009aee:	b580      	push	{r7, lr}
 8009af0:	b088      	sub	sp, #32
 8009af2:	af04      	add	r7, sp, #16
 8009af4:	60f8      	str	r0, [r7, #12]
 8009af6:	60b9      	str	r1, [r7, #8]
 8009af8:	4611      	mov	r1, r2
 8009afa:	461a      	mov	r2, r3
 8009afc:	460b      	mov	r3, r1
 8009afe:	80fb      	strh	r3, [r7, #6]
 8009b00:	4613      	mov	r3, r2
 8009b02:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009b04:	7979      	ldrb	r1, [r7, #5]
 8009b06:	2300      	movs	r3, #0
 8009b08:	9303      	str	r3, [sp, #12]
 8009b0a:	88fb      	ldrh	r3, [r7, #6]
 8009b0c:	9302      	str	r3, [sp, #8]
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	9301      	str	r3, [sp, #4]
 8009b12:	2301      	movs	r3, #1
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	2300      	movs	r3, #0
 8009b18:	2201      	movs	r2, #1
 8009b1a:	68f8      	ldr	r0, [r7, #12]
 8009b1c:	f000 fab5 	bl	800a08a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009b20:	2300      	movs	r3, #0

}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3710      	adds	r7, #16
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}

08009b2a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8009b2a:	b580      	push	{r7, lr}
 8009b2c:	b088      	sub	sp, #32
 8009b2e:	af04      	add	r7, sp, #16
 8009b30:	60f8      	str	r0, [r7, #12]
 8009b32:	60b9      	str	r1, [r7, #8]
 8009b34:	4611      	mov	r1, r2
 8009b36:	461a      	mov	r2, r3
 8009b38:	460b      	mov	r3, r1
 8009b3a:	80fb      	strh	r3, [r7, #6]
 8009b3c:	4613      	mov	r3, r2
 8009b3e:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d001      	beq.n	8009b4e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009b4e:	7979      	ldrb	r1, [r7, #5]
 8009b50:	7e3b      	ldrb	r3, [r7, #24]
 8009b52:	9303      	str	r3, [sp, #12]
 8009b54:	88fb      	ldrh	r3, [r7, #6]
 8009b56:	9302      	str	r3, [sp, #8]
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	9301      	str	r3, [sp, #4]
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	9300      	str	r3, [sp, #0]
 8009b60:	2302      	movs	r3, #2
 8009b62:	2200      	movs	r2, #0
 8009b64:	68f8      	ldr	r0, [r7, #12]
 8009b66:	f000 fa90 	bl	800a08a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009b6a:	2300      	movs	r3, #0
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3710      	adds	r7, #16
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b088      	sub	sp, #32
 8009b78:	af04      	add	r7, sp, #16
 8009b7a:	60f8      	str	r0, [r7, #12]
 8009b7c:	60b9      	str	r1, [r7, #8]
 8009b7e:	4611      	mov	r1, r2
 8009b80:	461a      	mov	r2, r3
 8009b82:	460b      	mov	r3, r1
 8009b84:	80fb      	strh	r3, [r7, #6]
 8009b86:	4613      	mov	r3, r2
 8009b88:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8009b8a:	7979      	ldrb	r1, [r7, #5]
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	9303      	str	r3, [sp, #12]
 8009b90:	88fb      	ldrh	r3, [r7, #6]
 8009b92:	9302      	str	r3, [sp, #8]
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	9301      	str	r3, [sp, #4]
 8009b98:	2301      	movs	r3, #1
 8009b9a:	9300      	str	r3, [sp, #0]
 8009b9c:	2302      	movs	r3, #2
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	68f8      	ldr	r0, [r7, #12]
 8009ba2:	f000 fa72 	bl	800a08a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009ba6:	2300      	movs	r3, #0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3710      	adds	r7, #16
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b086      	sub	sp, #24
 8009bb4:	af04      	add	r7, sp, #16
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	4608      	mov	r0, r1
 8009bba:	4611      	mov	r1, r2
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	4603      	mov	r3, r0
 8009bc0:	70fb      	strb	r3, [r7, #3]
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	70bb      	strb	r3, [r7, #2]
 8009bc6:	4613      	mov	r3, r2
 8009bc8:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8009bca:	7878      	ldrb	r0, [r7, #1]
 8009bcc:	78ba      	ldrb	r2, [r7, #2]
 8009bce:	78f9      	ldrb	r1, [r7, #3]
 8009bd0:	8b3b      	ldrh	r3, [r7, #24]
 8009bd2:	9302      	str	r3, [sp, #8]
 8009bd4:	7d3b      	ldrb	r3, [r7, #20]
 8009bd6:	9301      	str	r3, [sp, #4]
 8009bd8:	7c3b      	ldrb	r3, [r7, #16]
 8009bda:	9300      	str	r3, [sp, #0]
 8009bdc:	4603      	mov	r3, r0
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f000 fa05 	bl	8009fee <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8009be4:	2300      	movs	r3, #0

}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3708      	adds	r7, #8
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}

08009bee <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8009bee:	b580      	push	{r7, lr}
 8009bf0:	b082      	sub	sp, #8
 8009bf2:	af00      	add	r7, sp, #0
 8009bf4:	6078      	str	r0, [r7, #4]
 8009bf6:	460b      	mov	r3, r1
 8009bf8:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 8009bfa:	78fb      	ldrb	r3, [r7, #3]
 8009bfc:	4619      	mov	r1, r3
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f000 fa24 	bl	800a04c <USBH_LL_ClosePipe>

  return USBH_OK;
 8009c04:	2300      	movs	r3, #0

}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3708      	adds	r7, #8
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}

08009c0e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009c0e:	b580      	push	{r7, lr}
 8009c10:	b084      	sub	sp, #16
 8009c12:	af00      	add	r7, sp, #0
 8009c14:	6078      	str	r0, [r7, #4]
 8009c16:	460b      	mov	r3, r1
 8009c18:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 f831 	bl	8009c82 <USBH_GetFreePipe>
 8009c20:	4603      	mov	r3, r0
 8009c22:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009c24:	89fb      	ldrh	r3, [r7, #14]
 8009c26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d007      	beq.n	8009c3e <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8009c2e:	78fb      	ldrb	r3, [r7, #3]
 8009c30:	89fa      	ldrh	r2, [r7, #14]
 8009c32:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	32e0      	adds	r2, #224	; 0xe0
 8009c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 8009c3e:	89fb      	ldrh	r3, [r7, #14]
 8009c40:	b2db      	uxtb	r3, r3
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3710      	adds	r7, #16
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}

08009c4a <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009c4a:	b480      	push	{r7}
 8009c4c:	b083      	sub	sp, #12
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
 8009c52:	460b      	mov	r3, r1
 8009c54:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8009c56:	78fb      	ldrb	r3, [r7, #3]
 8009c58:	2b0a      	cmp	r3, #10
 8009c5a:	d80b      	bhi.n	8009c74 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8009c5c:	78fa      	ldrb	r2, [r7, #3]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	32e0      	adds	r2, #224	; 0xe0
 8009c62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c66:	78fa      	ldrb	r2, [r7, #3]
 8009c68:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	32e0      	adds	r2, #224	; 0xe0
 8009c70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8009c74:	2300      	movs	r3, #0
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	370c      	adds	r7, #12
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr

08009c82 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 8009c82:	b480      	push	{r7}
 8009c84:	b085      	sub	sp, #20
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8009c8e:	2300      	movs	r3, #0
 8009c90:	73fb      	strb	r3, [r7, #15]
 8009c92:	e00e      	b.n	8009cb2 <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009c94:	7bfa      	ldrb	r2, [r7, #15]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	32e0      	adds	r2, #224	; 0xe0
 8009c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d102      	bne.n	8009cac <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 8009ca6:	7bfb      	ldrb	r3, [r7, #15]
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	e007      	b.n	8009cbc <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 8009cac:	7bfb      	ldrb	r3, [r7, #15]
 8009cae:	3301      	adds	r3, #1
 8009cb0:	73fb      	strb	r3, [r7, #15]
 8009cb2:	7bfb      	ldrb	r3, [r7, #15]
 8009cb4:	2b0a      	cmp	r3, #10
 8009cb6:	d9ed      	bls.n	8009c94 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8009cb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3714      	adds	r7, #20
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc6:	4770      	bx	lr

08009cc8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009ccc:	2201      	movs	r2, #1
 8009cce:	490e      	ldr	r1, [pc, #56]	; (8009d08 <MX_USB_HOST_Init+0x40>)
 8009cd0:	480e      	ldr	r0, [pc, #56]	; (8009d0c <MX_USB_HOST_Init+0x44>)
 8009cd2:	f7ff fb3d 	bl	8009350 <USBH_Init>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d001      	beq.n	8009ce0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009cdc:	f7f7 ffca 	bl	8001c74 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009ce0:	490b      	ldr	r1, [pc, #44]	; (8009d10 <MX_USB_HOST_Init+0x48>)
 8009ce2:	480a      	ldr	r0, [pc, #40]	; (8009d0c <MX_USB_HOST_Init+0x44>)
 8009ce4:	f7ff fba7 	bl	8009436 <USBH_RegisterClass>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d001      	beq.n	8009cf2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009cee:	f7f7 ffc1 	bl	8001c74 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009cf2:	4806      	ldr	r0, [pc, #24]	; (8009d0c <MX_USB_HOST_Init+0x44>)
 8009cf4:	f7ff fc2c 	bl	8009550 <USBH_Start>
 8009cf8:	4603      	mov	r3, r0
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d001      	beq.n	8009d02 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009cfe:	f7f7 ffb9 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009d02:	bf00      	nop
 8009d04:	bd80      	pop	{r7, pc}
 8009d06:	bf00      	nop
 8009d08:	08009d15 	.word	0x08009d15
 8009d0c:	200034cc 	.word	0x200034cc
 8009d10:	20000028 	.word	0x20000028

08009d14 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b083      	sub	sp, #12
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009d20:	78fb      	ldrb	r3, [r7, #3]
 8009d22:	3b01      	subs	r3, #1
 8009d24:	2b04      	cmp	r3, #4
 8009d26:	d819      	bhi.n	8009d5c <USBH_UserProcess+0x48>
 8009d28:	a201      	add	r2, pc, #4	; (adr r2, 8009d30 <USBH_UserProcess+0x1c>)
 8009d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d2e:	bf00      	nop
 8009d30:	08009d5d 	.word	0x08009d5d
 8009d34:	08009d4d 	.word	0x08009d4d
 8009d38:	08009d5d 	.word	0x08009d5d
 8009d3c:	08009d55 	.word	0x08009d55
 8009d40:	08009d45 	.word	0x08009d45
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009d44:	4b09      	ldr	r3, [pc, #36]	; (8009d6c <USBH_UserProcess+0x58>)
 8009d46:	2203      	movs	r2, #3
 8009d48:	701a      	strb	r2, [r3, #0]
  break;
 8009d4a:	e008      	b.n	8009d5e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009d4c:	4b07      	ldr	r3, [pc, #28]	; (8009d6c <USBH_UserProcess+0x58>)
 8009d4e:	2202      	movs	r2, #2
 8009d50:	701a      	strb	r2, [r3, #0]
  break;
 8009d52:	e004      	b.n	8009d5e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009d54:	4b05      	ldr	r3, [pc, #20]	; (8009d6c <USBH_UserProcess+0x58>)
 8009d56:	2201      	movs	r2, #1
 8009d58:	701a      	strb	r2, [r3, #0]
  break;
 8009d5a:	e000      	b.n	8009d5e <USBH_UserProcess+0x4a>

  default:
  break;
 8009d5c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009d5e:	bf00      	nop
 8009d60:	370c      	adds	r7, #12
 8009d62:	46bd      	mov	sp, r7
 8009d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d68:	4770      	bx	lr
 8009d6a:	bf00      	nop
 8009d6c:	2000026c 	.word	0x2000026c

08009d70 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b08a      	sub	sp, #40	; 0x28
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d78:	f107 0314 	add.w	r3, r7, #20
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	601a      	str	r2, [r3, #0]
 8009d80:	605a      	str	r2, [r3, #4]
 8009d82:	609a      	str	r2, [r3, #8]
 8009d84:	60da      	str	r2, [r3, #12]
 8009d86:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009d90:	d14e      	bne.n	8009e30 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009d92:	4b29      	ldr	r3, [pc, #164]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d96:	4a28      	ldr	r2, [pc, #160]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009d98:	f043 0301 	orr.w	r3, r3, #1
 8009d9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009d9e:	4b26      	ldr	r3, [pc, #152]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009da2:	f003 0301 	and.w	r3, r3, #1
 8009da6:	613b      	str	r3, [r7, #16]
 8009da8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009daa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009db0:	2302      	movs	r3, #2
 8009db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009db4:	2300      	movs	r3, #0
 8009db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009db8:	2303      	movs	r3, #3
 8009dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009dbc:	230a      	movs	r3, #10
 8009dbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009dc0:	f107 0314 	add.w	r3, r7, #20
 8009dc4:	4619      	mov	r1, r3
 8009dc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009dca:	f7f9 ff75 	bl	8003cb8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009dce:	4b1a      	ldr	r3, [pc, #104]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dd2:	4a19      	ldr	r2, [pc, #100]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009dd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009dd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009dda:	4b17      	ldr	r3, [pc, #92]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009de2:	60fb      	str	r3, [r7, #12]
 8009de4:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009de6:	4b14      	ldr	r3, [pc, #80]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d114      	bne.n	8009e1c <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009df2:	4b11      	ldr	r3, [pc, #68]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009df4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009df6:	4a10      	ldr	r2, [pc, #64]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009dfc:	6593      	str	r3, [r2, #88]	; 0x58
 8009dfe:	4b0e      	ldr	r3, [pc, #56]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009e06:	60bb      	str	r3, [r7, #8]
 8009e08:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8009e0a:	f7fb ff89 	bl	8005d20 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e0e:	4b0a      	ldr	r3, [pc, #40]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e12:	4a09      	ldr	r2, [pc, #36]	; (8009e38 <HAL_HCD_MspInit+0xc8>)
 8009e14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009e18:	6593      	str	r3, [r2, #88]	; 0x58
 8009e1a:	e001      	b.n	8009e20 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8009e1c:	f7fb ff80 	bl	8005d20 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009e20:	2200      	movs	r2, #0
 8009e22:	2100      	movs	r1, #0
 8009e24:	2043      	movs	r0, #67	; 0x43
 8009e26:	f7f9 ff10 	bl	8003c4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009e2a:	2043      	movs	r0, #67	; 0x43
 8009e2c:	f7f9 ff29 	bl	8003c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009e30:	bf00      	nop
 8009e32:	3728      	adds	r7, #40	; 0x28
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}
 8009e38:	40021000 	.word	0x40021000

08009e3c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f7ff fb9f 	bl	800958e <USBH_LL_IncTimer>
}
 8009e50:	bf00      	nop
 8009e52:	3708      	adds	r7, #8
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b082      	sub	sp, #8
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009e66:	4618      	mov	r0, r3
 8009e68:	f7ff fbd7 	bl	800961a <USBH_LL_Connect>
}
 8009e6c:	bf00      	nop
 8009e6e:	3708      	adds	r7, #8
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}

08009e74 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b082      	sub	sp, #8
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009e82:	4618      	mov	r0, r3
 8009e84:	f7ff fbef 	bl	8009666 <USBH_LL_Disconnect>
}
 8009e88:	bf00      	nop
 8009e8a:	3708      	adds	r7, #8
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}

08009e90 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b083      	sub	sp, #12
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
 8009e98:	460b      	mov	r3, r1
 8009e9a:	70fb      	strb	r3, [r7, #3]
 8009e9c:	4613      	mov	r3, r2
 8009e9e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009ea0:	bf00      	nop
 8009ea2:	370c      	adds	r7, #12
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr

08009eac <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f7ff fb91 	bl	80095e2 <USBH_LL_PortEnabled>
} 
 8009ec0:	bf00      	nop
 8009ec2:	3708      	adds	r7, #8
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b082      	sub	sp, #8
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f7ff fb91 	bl	80095fe <USBH_LL_PortDisabled>
} 
 8009edc:	bf00      	nop
 8009ede:	3708      	adds	r7, #8
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b082      	sub	sp, #8
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8009ef2:	2b01      	cmp	r3, #1
 8009ef4:	d12a      	bne.n	8009f4c <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009ef6:	4a18      	ldr	r2, [pc, #96]	; (8009f58 <USBH_LL_Init+0x74>)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	4a15      	ldr	r2, [pc, #84]	; (8009f58 <USBH_LL_Init+0x74>)
 8009f02:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009f06:	4b14      	ldr	r3, [pc, #80]	; (8009f58 <USBH_LL_Init+0x74>)
 8009f08:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009f0c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8009f0e:	4b12      	ldr	r3, [pc, #72]	; (8009f58 <USBH_LL_Init+0x74>)
 8009f10:	2208      	movs	r2, #8
 8009f12:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009f14:	4b10      	ldr	r3, [pc, #64]	; (8009f58 <USBH_LL_Init+0x74>)
 8009f16:	2201      	movs	r2, #1
 8009f18:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009f1a:	4b0f      	ldr	r3, [pc, #60]	; (8009f58 <USBH_LL_Init+0x74>)
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8009f20:	4b0d      	ldr	r3, [pc, #52]	; (8009f58 <USBH_LL_Init+0x74>)
 8009f22:	2202      	movs	r2, #2
 8009f24:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009f26:	4b0c      	ldr	r3, [pc, #48]	; (8009f58 <USBH_LL_Init+0x74>)
 8009f28:	2200      	movs	r2, #0
 8009f2a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009f2c:	480a      	ldr	r0, [pc, #40]	; (8009f58 <USBH_LL_Init+0x74>)
 8009f2e:	f7fa f8b4 	bl	800409a <HAL_HCD_Init>
 8009f32:	4603      	mov	r3, r0
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d001      	beq.n	8009f3c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8009f38:	f7f7 fe9c 	bl	8001c74 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009f3c:	4806      	ldr	r0, [pc, #24]	; (8009f58 <USBH_LL_Init+0x74>)
 8009f3e:	f7fa fc9d 	bl	800487c <HAL_HCD_GetCurrentFrame>
 8009f42:	4603      	mov	r3, r0
 8009f44:	4619      	mov	r1, r3
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f7ff fb12 	bl	8009570 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3708      	adds	r7, #8
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	20003898 	.word	0x20003898

08009f5c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f64:	2300      	movs	r3, #0
 8009f66:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009f72:	4618      	mov	r0, r3
 8009f74:	f7fa fc18 	bl	80047a8 <HAL_HCD_Start>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009f7c:	7bfb      	ldrb	r3, [r7, #15]
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f000 f912 	bl	800a1a8 <USBH_Get_USB_Status>
 8009f84:	4603      	mov	r3, r0
 8009f86:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009f88:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}

08009f92 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8009f92:	b580      	push	{r7, lr}
 8009f94:	b084      	sub	sp, #16
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009fa8:	4618      	mov	r0, r3
 8009faa:	f7fa fc20 	bl	80047ee <HAL_HCD_Stop>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009fb2:	7bfb      	ldrb	r3, [r7, #15]
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f000 f8f7 	bl	800a1a8 <USBH_Get_USB_Status>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009fbe:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3710      	adds	r7, #16
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}

08009fc8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b082      	sub	sp, #8
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
 8009fd0:	460b      	mov	r3, r1
 8009fd2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009fda:	78fa      	ldrb	r2, [r7, #3]
 8009fdc:	4611      	mov	r1, r2
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f7fa fc37 	bl	8004852 <HAL_HCD_HC_GetXferCount>
 8009fe4:	4603      	mov	r3, r0
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3708      	adds	r7, #8
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}

08009fee <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009fee:	b590      	push	{r4, r7, lr}
 8009ff0:	b089      	sub	sp, #36	; 0x24
 8009ff2:	af04      	add	r7, sp, #16
 8009ff4:	6078      	str	r0, [r7, #4]
 8009ff6:	4608      	mov	r0, r1
 8009ff8:	4611      	mov	r1, r2
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	70fb      	strb	r3, [r7, #3]
 800a000:	460b      	mov	r3, r1
 800a002:	70bb      	strb	r3, [r7, #2]
 800a004:	4613      	mov	r3, r2
 800a006:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a008:	2300      	movs	r3, #0
 800a00a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a00c:	2300      	movs	r3, #0
 800a00e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800a016:	787c      	ldrb	r4, [r7, #1]
 800a018:	78ba      	ldrb	r2, [r7, #2]
 800a01a:	78f9      	ldrb	r1, [r7, #3]
 800a01c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a01e:	9302      	str	r3, [sp, #8]
 800a020:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a024:	9301      	str	r3, [sp, #4]
 800a026:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a02a:	9300      	str	r3, [sp, #0]
 800a02c:	4623      	mov	r3, r4
 800a02e:	f7fa f896 	bl	800415e <HAL_HCD_HC_Init>
 800a032:	4603      	mov	r3, r0
 800a034:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a036:	7bfb      	ldrb	r3, [r7, #15]
 800a038:	4618      	mov	r0, r3
 800a03a:	f000 f8b5 	bl	800a1a8 <USBH_Get_USB_Status>
 800a03e:	4603      	mov	r3, r0
 800a040:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a042:	7bbb      	ldrb	r3, [r7, #14]
}
 800a044:	4618      	mov	r0, r3
 800a046:	3714      	adds	r7, #20
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd90      	pop	{r4, r7, pc}

0800a04c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b084      	sub	sp, #16
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
 800a054:	460b      	mov	r3, r1
 800a056:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a058:	2300      	movs	r3, #0
 800a05a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a05c:	2300      	movs	r3, #0
 800a05e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a066:	78fa      	ldrb	r2, [r7, #3]
 800a068:	4611      	mov	r1, r2
 800a06a:	4618      	mov	r0, r3
 800a06c:	f7fa f90f 	bl	800428e <HAL_HCD_HC_Halt>
 800a070:	4603      	mov	r3, r0
 800a072:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a074:	7bfb      	ldrb	r3, [r7, #15]
 800a076:	4618      	mov	r0, r3
 800a078:	f000 f896 	bl	800a1a8 <USBH_Get_USB_Status>
 800a07c:	4603      	mov	r3, r0
 800a07e:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800a080:	7bbb      	ldrb	r3, [r7, #14]
}
 800a082:	4618      	mov	r0, r3
 800a084:	3710      	adds	r7, #16
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}

0800a08a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a08a:	b590      	push	{r4, r7, lr}
 800a08c:	b089      	sub	sp, #36	; 0x24
 800a08e:	af04      	add	r7, sp, #16
 800a090:	6078      	str	r0, [r7, #4]
 800a092:	4608      	mov	r0, r1
 800a094:	4611      	mov	r1, r2
 800a096:	461a      	mov	r2, r3
 800a098:	4603      	mov	r3, r0
 800a09a:	70fb      	strb	r3, [r7, #3]
 800a09c:	460b      	mov	r3, r1
 800a09e:	70bb      	strb	r3, [r7, #2]
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800a0b2:	787c      	ldrb	r4, [r7, #1]
 800a0b4:	78ba      	ldrb	r2, [r7, #2]
 800a0b6:	78f9      	ldrb	r1, [r7, #3]
 800a0b8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a0bc:	9303      	str	r3, [sp, #12]
 800a0be:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a0c0:	9302      	str	r3, [sp, #8]
 800a0c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c4:	9301      	str	r3, [sp, #4]
 800a0c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a0ca:	9300      	str	r3, [sp, #0]
 800a0cc:	4623      	mov	r3, r4
 800a0ce:	f7fa f901 	bl	80042d4 <HAL_HCD_HC_SubmitRequest>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a0d6:	7bfb      	ldrb	r3, [r7, #15]
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f000 f865 	bl	800a1a8 <USBH_Get_USB_Status>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a0e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3714      	adds	r7, #20
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	bd90      	pop	{r4, r7, pc}

0800a0ec <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b082      	sub	sp, #8
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	460b      	mov	r3, r1
 800a0f6:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a0fe:	78fa      	ldrb	r2, [r7, #3]
 800a100:	4611      	mov	r1, r2
 800a102:	4618      	mov	r0, r3
 800a104:	f7fa fb90 	bl	8004828 <HAL_HCD_HC_GetURBState>
 800a108:	4603      	mov	r3, r0
}
 800a10a:	4618      	mov	r0, r3
 800a10c:	3708      	adds	r7, #8
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}

0800a112 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a112:	b580      	push	{r7, lr}
 800a114:	b082      	sub	sp, #8
 800a116:	af00      	add	r7, sp, #0
 800a118:	6078      	str	r0, [r7, #4]
 800a11a:	460b      	mov	r3, r1
 800a11c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800a124:	2b01      	cmp	r3, #1
 800a126:	d103      	bne.n	800a130 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a128:	78fb      	ldrb	r3, [r7, #3]
 800a12a:	4618      	mov	r0, r3
 800a12c:	f000 f868 	bl	800a200 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a130:	20c8      	movs	r0, #200	; 0xc8
 800a132:	f7f8 fdff 	bl	8002d34 <HAL_Delay>
  return USBH_OK;
 800a136:	2300      	movs	r3, #0
}
 800a138:	4618      	mov	r0, r3
 800a13a:	3708      	adds	r7, #8
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bd80      	pop	{r7, pc}

0800a140 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a140:	b480      	push	{r7}
 800a142:	b085      	sub	sp, #20
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	460b      	mov	r3, r1
 800a14a:	70fb      	strb	r3, [r7, #3]
 800a14c:	4613      	mov	r3, r2
 800a14e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a156:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a158:	78fa      	ldrb	r2, [r7, #3]
 800a15a:	68f9      	ldr	r1, [r7, #12]
 800a15c:	4613      	mov	r3, r2
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	4413      	add	r3, r2
 800a162:	00db      	lsls	r3, r3, #3
 800a164:	440b      	add	r3, r1
 800a166:	333b      	adds	r3, #59	; 0x3b
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d00a      	beq.n	800a184 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a16e:	78fa      	ldrb	r2, [r7, #3]
 800a170:	68f9      	ldr	r1, [r7, #12]
 800a172:	4613      	mov	r3, r2
 800a174:	009b      	lsls	r3, r3, #2
 800a176:	4413      	add	r3, r2
 800a178:	00db      	lsls	r3, r3, #3
 800a17a:	440b      	add	r3, r1
 800a17c:	3350      	adds	r3, #80	; 0x50
 800a17e:	78ba      	ldrb	r2, [r7, #2]
 800a180:	701a      	strb	r2, [r3, #0]
 800a182:	e009      	b.n	800a198 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a184:	78fa      	ldrb	r2, [r7, #3]
 800a186:	68f9      	ldr	r1, [r7, #12]
 800a188:	4613      	mov	r3, r2
 800a18a:	009b      	lsls	r3, r3, #2
 800a18c:	4413      	add	r3, r2
 800a18e:	00db      	lsls	r3, r3, #3
 800a190:	440b      	add	r3, r1
 800a192:	3351      	adds	r3, #81	; 0x51
 800a194:	78ba      	ldrb	r2, [r7, #2]
 800a196:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a198:	2300      	movs	r3, #0
}
 800a19a:	4618      	mov	r0, r3
 800a19c:	3714      	adds	r7, #20
 800a19e:	46bd      	mov	sp, r7
 800a1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a4:	4770      	bx	lr
	...

0800a1a8 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b085      	sub	sp, #20
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a1b6:	79fb      	ldrb	r3, [r7, #7]
 800a1b8:	2b03      	cmp	r3, #3
 800a1ba:	d817      	bhi.n	800a1ec <USBH_Get_USB_Status+0x44>
 800a1bc:	a201      	add	r2, pc, #4	; (adr r2, 800a1c4 <USBH_Get_USB_Status+0x1c>)
 800a1be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1c2:	bf00      	nop
 800a1c4:	0800a1d5 	.word	0x0800a1d5
 800a1c8:	0800a1db 	.word	0x0800a1db
 800a1cc:	0800a1e1 	.word	0x0800a1e1
 800a1d0:	0800a1e7 	.word	0x0800a1e7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	73fb      	strb	r3, [r7, #15]
    break;
 800a1d8:	e00b      	b.n	800a1f2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a1da:	2302      	movs	r3, #2
 800a1dc:	73fb      	strb	r3, [r7, #15]
    break;
 800a1de:	e008      	b.n	800a1f2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a1e0:	2301      	movs	r3, #1
 800a1e2:	73fb      	strb	r3, [r7, #15]
    break;
 800a1e4:	e005      	b.n	800a1f2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a1e6:	2302      	movs	r3, #2
 800a1e8:	73fb      	strb	r3, [r7, #15]
    break;
 800a1ea:	e002      	b.n	800a1f2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a1ec:	2302      	movs	r3, #2
 800a1ee:	73fb      	strb	r3, [r7, #15]
    break;
 800a1f0:	bf00      	nop
  }
  return usb_status;
 800a1f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3714      	adds	r7, #20
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr

0800a200 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800a200:	b580      	push	{r7, lr}
 800a202:	b084      	sub	sp, #16
 800a204:	af00      	add	r7, sp, #0
 800a206:	4603      	mov	r3, r0
 800a208:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800a20a:	79fb      	ldrb	r3, [r7, #7]
 800a20c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a20e:	79fb      	ldrb	r3, [r7, #7]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d102      	bne.n	800a21a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800a214:	2301      	movs	r3, #1
 800a216:	73fb      	strb	r3, [r7, #15]
 800a218:	e001      	b.n	800a21e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800a21a:	2300      	movs	r3, #0
 800a21c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800a21e:	7bfb      	ldrb	r3, [r7, #15]
 800a220:	461a      	mov	r2, r3
 800a222:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a226:	4803      	ldr	r0, [pc, #12]	; (800a234 <MX_DriverVbusFS+0x34>)
 800a228:	f7f9 ff06 	bl	8004038 <HAL_GPIO_WritePin>
}
 800a22c:	bf00      	nop
 800a22e:	3710      	adds	r7, #16
 800a230:	46bd      	mov	sp, r7
 800a232:	bd80      	pop	{r7, pc}
 800a234:	48000800 	.word	0x48000800

0800a238 <arm_max_f32>:
 800a238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a23c:	1e4f      	subs	r7, r1, #1
 800a23e:	ea5f 0897 	movs.w	r8, r7, lsr #2
 800a242:	f100 0e04 	add.w	lr, r0, #4
 800a246:	edd0 7a00 	vldr	s15, [r0]
 800a24a:	d058      	beq.n	800a2fe <arm_max_f32+0xc6>
 800a24c:	3014      	adds	r0, #20
 800a24e:	46c4      	mov	ip, r8
 800a250:	2604      	movs	r6, #4
 800a252:	2400      	movs	r4, #0
 800a254:	ed10 6a04 	vldr	s12, [r0, #-16]
 800a258:	ed50 6a03 	vldr	s13, [r0, #-12]
 800a25c:	ed10 7a02 	vldr	s14, [r0, #-8]
 800a260:	ed50 5a01 	vldr	s11, [r0, #-4]
 800a264:	eeb4 6ae7 	vcmpe.f32	s12, s15
 800a268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a26c:	bfc8      	it	gt
 800a26e:	eef0 7a46 	vmovgt.f32	s15, s12
 800a272:	f1a6 0503 	sub.w	r5, r6, #3
 800a276:	eef4 7ae6 	vcmpe.f32	s15, s13
 800a27a:	bfc8      	it	gt
 800a27c:	462c      	movgt	r4, r5
 800a27e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a282:	bf48      	it	mi
 800a284:	eef0 7a66 	vmovmi.f32	s15, s13
 800a288:	f1a6 0502 	sub.w	r5, r6, #2
 800a28c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a290:	bf48      	it	mi
 800a292:	462c      	movmi	r4, r5
 800a294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a298:	bf48      	it	mi
 800a29a:	eef0 7a47 	vmovmi.f32	s15, s14
 800a29e:	f106 35ff 	add.w	r5, r6, #4294967295
 800a2a2:	eef4 7ae5 	vcmpe.f32	s15, s11
 800a2a6:	bf48      	it	mi
 800a2a8:	462c      	movmi	r4, r5
 800a2aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2ae:	bf48      	it	mi
 800a2b0:	4634      	movmi	r4, r6
 800a2b2:	bf48      	it	mi
 800a2b4:	eef0 7a65 	vmovmi.f32	s15, s11
 800a2b8:	f1bc 0c01 	subs.w	ip, ip, #1
 800a2bc:	f106 0604 	add.w	r6, r6, #4
 800a2c0:	f100 0010 	add.w	r0, r0, #16
 800a2c4:	d1c6      	bne.n	800a254 <arm_max_f32+0x1c>
 800a2c6:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 800a2ca:	f017 0003 	ands.w	r0, r7, #3
 800a2ce:	d018      	beq.n	800a302 <arm_max_f32+0xca>
 800a2d0:	1a08      	subs	r0, r1, r0
 800a2d2:	ecbe 7a01 	vldmia	lr!, {s14}
 800a2d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a2da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2de:	bfc8      	it	gt
 800a2e0:	4604      	movgt	r4, r0
 800a2e2:	f100 0001 	add.w	r0, r0, #1
 800a2e6:	bfd8      	it	le
 800a2e8:	eeb0 7a67 	vmovle.f32	s14, s15
 800a2ec:	4288      	cmp	r0, r1
 800a2ee:	eef0 7a47 	vmov.f32	s15, s14
 800a2f2:	d1ee      	bne.n	800a2d2 <arm_max_f32+0x9a>
 800a2f4:	ed82 7a00 	vstr	s14, [r2]
 800a2f8:	601c      	str	r4, [r3, #0]
 800a2fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2fe:	4644      	mov	r4, r8
 800a300:	e7e3      	b.n	800a2ca <arm_max_f32+0x92>
 800a302:	eeb0 7a67 	vmov.f32	s14, s15
 800a306:	e7f5      	b.n	800a2f4 <arm_max_f32+0xbc>

0800a308 <arm_cfft_radix4_init_f32>:
 800a308:	b410      	push	{r4}
 800a30a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800a30e:	4c2b      	ldr	r4, [pc, #172]	; (800a3bc <arm_cfft_radix4_init_f32+0xb4>)
 800a310:	7082      	strb	r2, [r0, #2]
 800a312:	70c3      	strb	r3, [r0, #3]
 800a314:	8001      	strh	r1, [r0, #0]
 800a316:	6044      	str	r4, [r0, #4]
 800a318:	d043      	beq.n	800a3a2 <arm_cfft_radix4_init_f32+0x9a>
 800a31a:	d80f      	bhi.n	800a33c <arm_cfft_radix4_init_f32+0x34>
 800a31c:	2910      	cmp	r1, #16
 800a31e:	d032      	beq.n	800a386 <arm_cfft_radix4_init_f32+0x7e>
 800a320:	2940      	cmp	r1, #64	; 0x40
 800a322:	d11e      	bne.n	800a362 <arm_cfft_radix4_init_f32+0x5a>
 800a324:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 800a328:	4b25      	ldr	r3, [pc, #148]	; (800a3c0 <arm_cfft_radix4_init_f32+0xb8>)
 800a32a:	8181      	strh	r1, [r0, #12]
 800a32c:	81c1      	strh	r1, [r0, #14]
 800a32e:	6102      	str	r2, [r0, #16]
 800a330:	6083      	str	r3, [r0, #8]
 800a332:	2000      	movs	r0, #0
 800a334:	b240      	sxtb	r0, r0
 800a336:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a33a:	4770      	bx	lr
 800a33c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a340:	d014      	beq.n	800a36c <arm_cfft_radix4_init_f32+0x64>
 800a342:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800a346:	d10c      	bne.n	800a362 <arm_cfft_radix4_init_f32+0x5a>
 800a348:	f04f 5366 	mov.w	r3, #964689920	; 0x39800000
 800a34c:	6103      	str	r3, [r0, #16]
 800a34e:	4a1d      	ldr	r2, [pc, #116]	; (800a3c4 <arm_cfft_radix4_init_f32+0xbc>)
 800a350:	6082      	str	r2, [r0, #8]
 800a352:	2301      	movs	r3, #1
 800a354:	8183      	strh	r3, [r0, #12]
 800a356:	81c3      	strh	r3, [r0, #14]
 800a358:	2000      	movs	r0, #0
 800a35a:	b240      	sxtb	r0, r0
 800a35c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a360:	4770      	bx	lr
 800a362:	20ff      	movs	r0, #255	; 0xff
 800a364:	b240      	sxtb	r0, r0
 800a366:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a36a:	4770      	bx	lr
 800a36c:	f04f 536a 	mov.w	r3, #981467136	; 0x3a800000
 800a370:	6103      	str	r3, [r0, #16]
 800a372:	4a15      	ldr	r2, [pc, #84]	; (800a3c8 <arm_cfft_radix4_init_f32+0xc0>)
 800a374:	6082      	str	r2, [r0, #8]
 800a376:	2304      	movs	r3, #4
 800a378:	8183      	strh	r3, [r0, #12]
 800a37a:	81c3      	strh	r3, [r0, #14]
 800a37c:	2000      	movs	r0, #0
 800a37e:	b240      	sxtb	r0, r0
 800a380:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a384:	4770      	bx	lr
 800a386:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 800a38a:	6103      	str	r3, [r0, #16]
 800a38c:	4a0f      	ldr	r2, [pc, #60]	; (800a3cc <arm_cfft_radix4_init_f32+0xc4>)
 800a38e:	6082      	str	r2, [r0, #8]
 800a390:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a394:	8183      	strh	r3, [r0, #12]
 800a396:	81c3      	strh	r3, [r0, #14]
 800a398:	2000      	movs	r0, #0
 800a39a:	b240      	sxtb	r0, r0
 800a39c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3a0:	4770      	bx	lr
 800a3a2:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 800a3a6:	6103      	str	r3, [r0, #16]
 800a3a8:	4a09      	ldr	r2, [pc, #36]	; (800a3d0 <arm_cfft_radix4_init_f32+0xc8>)
 800a3aa:	6082      	str	r2, [r0, #8]
 800a3ac:	2310      	movs	r3, #16
 800a3ae:	8183      	strh	r3, [r0, #12]
 800a3b0:	81c3      	strh	r3, [r0, #14]
 800a3b2:	2000      	movs	r0, #0
 800a3b4:	b240      	sxtb	r0, r0
 800a3b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	0800d2c8 	.word	0x0800d2c8
 800a3c0:	0800cb46 	.word	0x0800cb46
 800a3c4:	0800cac8 	.word	0x0800cac8
 800a3c8:	0800cace 	.word	0x0800cace
 800a3cc:	0800ccc6 	.word	0x0800ccc6
 800a3d0:	0800cae6 	.word	0x0800cae6

0800a3d4 <arm_radix4_butterfly_f32>:
 800a3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d8:	ed2d 8b06 	vpush	{d8-d10}
 800a3dc:	468a      	mov	sl, r1
 800a3de:	0889      	lsrs	r1, r1, #2
 800a3e0:	b08d      	sub	sp, #52	; 0x34
 800a3e2:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 800a3e6:	eb00 040c 	add.w	r4, r0, ip
 800a3ea:	460d      	mov	r5, r1
 800a3ec:	461f      	mov	r7, r3
 800a3ee:	4691      	mov	r9, r2
 800a3f0:	920a      	str	r2, [sp, #40]	; 0x28
 800a3f2:	eb04 020c 	add.w	r2, r4, ip
 800a3f6:	4606      	mov	r6, r0
 800a3f8:	9300      	str	r3, [sp, #0]
 800a3fa:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 800a3fe:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800a402:	eba2 07c5 	sub.w	r7, r2, r5, lsl #3
 800a406:	9009      	str	r0, [sp, #36]	; 0x24
 800a408:	f10c 0004 	add.w	r0, ip, #4
 800a40c:	9701      	str	r7, [sp, #4]
 800a40e:	9103      	str	r1, [sp, #12]
 800a410:	4430      	add	r0, r6
 800a412:	4631      	mov	r1, r6
 800a414:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800a418:	1d37      	adds	r7, r6, #4
 800a41a:	9e00      	ldr	r6, [sp, #0]
 800a41c:	46ab      	mov	fp, r5
 800a41e:	00f5      	lsls	r5, r6, #3
 800a420:	9502      	str	r5, [sp, #8]
 800a422:	f8cd b010 	str.w	fp, [sp, #16]
 800a426:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a42a:	f8cd a008 	str.w	sl, [sp, #8]
 800a42e:	f8dd a004 	ldr.w	sl, [sp, #4]
 800a432:	ea4f 1806 	mov.w	r8, r6, lsl #4
 800a436:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800a43a:	464e      	mov	r6, r9
 800a43c:	464d      	mov	r5, r9
 800a43e:	edd1 4a01 	vldr	s9, [r1, #4]
 800a442:	ed10 4a01 	vldr	s8, [r0, #-4]
 800a446:	ed17 6a01 	vldr	s12, [r7, #-4]
 800a44a:	edd2 6a00 	vldr	s13, [r2]
 800a44e:	ed94 7a01 	vldr	s14, [r4, #4]
 800a452:	edd3 7a01 	vldr	s15, [r3, #4]
 800a456:	ed93 5a00 	vldr	s10, [r3]
 800a45a:	edd2 5a01 	vldr	s11, [r2, #4]
 800a45e:	ed99 3a00 	vldr	s6, [r9]
 800a462:	edd9 3a01 	vldr	s7, [r9, #4]
 800a466:	ee36 2a26 	vadd.f32	s4, s12, s13
 800a46a:	ee74 2a05 	vadd.f32	s5, s8, s10
 800a46e:	ee34 1aa5 	vadd.f32	s2, s9, s11
 800a472:	ee77 1a27 	vadd.f32	s3, s14, s15
 800a476:	ee32 0a22 	vadd.f32	s0, s4, s5
 800a47a:	ee71 0a21 	vadd.f32	s1, s2, s3
 800a47e:	ee36 6a66 	vsub.f32	s12, s12, s13
 800a482:	ee34 5a45 	vsub.f32	s10, s8, s10
 800a486:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800a48a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a48e:	ed07 0a01 	vstr	s0, [r7, #-4]
 800a492:	edc1 0a01 	vstr	s1, [r1, #4]
 800a496:	ed95 4a00 	vldr	s8, [r5]
 800a49a:	edd6 6a00 	vldr	s13, [r6]
 800a49e:	edd6 7a01 	vldr	s15, [r6, #4]
 800a4a2:	ee72 4a62 	vsub.f32	s9, s4, s5
 800a4a6:	ee71 1a61 	vsub.f32	s3, s2, s3
 800a4aa:	ee75 2ac5 	vsub.f32	s5, s11, s10
 800a4ae:	ed95 1a01 	vldr	s2, [r5, #4]
 800a4b2:	ee36 2a07 	vadd.f32	s4, s12, s14
 800a4b6:	ee36 7a47 	vsub.f32	s14, s12, s14
 800a4ba:	ee35 6a25 	vadd.f32	s12, s10, s11
 800a4be:	ee62 0a04 	vmul.f32	s1, s4, s8
 800a4c2:	ee21 5a83 	vmul.f32	s10, s3, s6
 800a4c6:	ee22 2a01 	vmul.f32	s4, s4, s2
 800a4ca:	ee22 4a84 	vmul.f32	s8, s5, s8
 800a4ce:	ee22 1a81 	vmul.f32	s2, s5, s2
 800a4d2:	ee67 5a26 	vmul.f32	s11, s14, s13
 800a4d6:	ee64 2a83 	vmul.f32	s5, s9, s6
 800a4da:	ee66 6a26 	vmul.f32	s13, s12, s13
 800a4de:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800a4e2:	ee26 6a27 	vmul.f32	s12, s12, s15
 800a4e6:	ee61 1aa3 	vmul.f32	s3, s3, s7
 800a4ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4ee:	ee30 3a81 	vadd.f32	s6, s1, s2
 800a4f2:	ee34 4a42 	vsub.f32	s8, s8, s4
 800a4f6:	ee72 3aa1 	vadd.f32	s7, s5, s3
 800a4fa:	ee35 5a64 	vsub.f32	s10, s10, s9
 800a4fe:	ee35 7a86 	vadd.f32	s14, s11, s12
 800a502:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a506:	3108      	adds	r1, #8
 800a508:	4551      	cmp	r1, sl
 800a50a:	ed40 3a01 	vstr	s7, [r0, #-4]
 800a50e:	f107 0708 	add.w	r7, r7, #8
 800a512:	ed84 5a01 	vstr	s10, [r4, #4]
 800a516:	44c1      	add	r9, r8
 800a518:	ed82 3a00 	vstr	s6, [r2]
 800a51c:	ed82 4a01 	vstr	s8, [r2, #4]
 800a520:	445d      	add	r5, fp
 800a522:	ed83 7a00 	vstr	s14, [r3]
 800a526:	edc3 7a01 	vstr	s15, [r3, #4]
 800a52a:	4476      	add	r6, lr
 800a52c:	f100 0008 	add.w	r0, r0, #8
 800a530:	f104 0408 	add.w	r4, r4, #8
 800a534:	f102 0208 	add.w	r2, r2, #8
 800a538:	f103 0308 	add.w	r3, r3, #8
 800a53c:	f47f af7f 	bne.w	800a43e <arm_radix4_butterfly_f32+0x6a>
 800a540:	9b00      	ldr	r3, [sp, #0]
 800a542:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800a546:	f8dd b010 	ldr.w	fp, [sp, #16]
 800a54a:	f8dd a008 	ldr.w	sl, [sp, #8]
 800a54e:	920b      	str	r2, [sp, #44]	; 0x2c
 800a550:	009b      	lsls	r3, r3, #2
 800a552:	b29b      	uxth	r3, r3
 800a554:	2a04      	cmp	r2, #4
 800a556:	9306      	str	r3, [sp, #24]
 800a558:	f240 80b9 	bls.w	800a6ce <arm_radix4_butterfly_f32+0x2fa>
 800a55c:	9207      	str	r2, [sp, #28]
 800a55e:	9806      	ldr	r0, [sp, #24]
 800a560:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a562:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a564:	ea4f 039b 	mov.w	r3, fp, lsr #2
 800a568:	4619      	mov	r1, r3
 800a56a:	9308      	str	r3, [sp, #32]
 800a56c:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800a570:	1e4a      	subs	r2, r1, #1
 800a572:	00db      	lsls	r3, r3, #3
 800a574:	9205      	str	r2, [sp, #20]
 800a576:	9303      	str	r3, [sp, #12]
 800a578:	010a      	lsls	r2, r1, #4
 800a57a:	0103      	lsls	r3, r0, #4
 800a57c:	9204      	str	r2, [sp, #16]
 800a57e:	9302      	str	r3, [sp, #8]
 800a580:	00c2      	lsls	r2, r0, #3
 800a582:	2300      	movs	r3, #0
 800a584:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 800a588:	9201      	str	r2, [sp, #4]
 800a58a:	46b8      	mov	r8, r7
 800a58c:	46be      	mov	lr, r7
 800a58e:	9300      	str	r3, [sp, #0]
 800a590:	9b04      	ldr	r3, [sp, #16]
 800a592:	ed97 1a00 	vldr	s2, [r7]
 800a596:	edd7 1a01 	vldr	s3, [r7, #4]
 800a59a:	ed9e 2a00 	vldr	s4, [lr]
 800a59e:	edde 2a01 	vldr	s5, [lr, #4]
 800a5a2:	ed98 3a00 	vldr	s6, [r8]
 800a5a6:	edd8 3a01 	vldr	s7, [r8, #4]
 800a5aa:	9d00      	ldr	r5, [sp, #0]
 800a5ac:	18f1      	adds	r1, r6, r3
 800a5ae:	eb09 0203 	add.w	r2, r9, r3
 800a5b2:	1d34      	adds	r4, r6, #4
 800a5b4:	464b      	mov	r3, r9
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	ed90 4a01 	vldr	s8, [r0, #4]
 800a5bc:	ed54 5a01 	vldr	s11, [r4, #-4]
 800a5c0:	ed91 7a00 	vldr	s14, [r1]
 800a5c4:	edd2 7a00 	vldr	s15, [r2]
 800a5c8:	edd3 4a01 	vldr	s9, [r3, #4]
 800a5cc:	ed92 5a01 	vldr	s10, [r2, #4]
 800a5d0:	ed93 6a00 	vldr	s12, [r3]
 800a5d4:	edd1 6a01 	vldr	s13, [r1, #4]
 800a5d8:	ee35 0a87 	vadd.f32	s0, s11, s14
 800a5dc:	ee34 8a26 	vadd.f32	s16, s8, s13
 800a5e0:	ee76 8a27 	vadd.f32	s17, s12, s15
 800a5e4:	ee74 6a66 	vsub.f32	s13, s8, s13
 800a5e8:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a5ec:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800a5f0:	ee74 7ac5 	vsub.f32	s15, s9, s10
 800a5f4:	ee74 0a85 	vadd.f32	s1, s9, s10
 800a5f8:	ee35 7ae7 	vsub.f32	s14, s11, s15
 800a5fc:	ee78 4a60 	vsub.f32	s9, s16, s1
 800a600:	ee35 5aa7 	vadd.f32	s10, s11, s15
 800a604:	ee30 4a68 	vsub.f32	s8, s0, s17
 800a608:	ee76 5ac6 	vsub.f32	s11, s13, s12
 800a60c:	ee76 7a26 	vadd.f32	s15, s12, s13
 800a610:	ee64 aa02 	vmul.f32	s21, s8, s4
 800a614:	ee24 aaa2 	vmul.f32	s20, s9, s5
 800a618:	ee24 4a22 	vmul.f32	s8, s8, s5
 800a61c:	ee65 9a01 	vmul.f32	s19, s10, s2
 800a620:	ee25 9aa1 	vmul.f32	s18, s11, s3
 800a624:	ee27 6a03 	vmul.f32	s12, s14, s6
 800a628:	ee67 6aa3 	vmul.f32	s13, s15, s7
 800a62c:	ee64 4a82 	vmul.f32	s9, s9, s4
 800a630:	ee25 5a21 	vmul.f32	s10, s10, s3
 800a634:	ee65 5a81 	vmul.f32	s11, s11, s2
 800a638:	ee27 7a23 	vmul.f32	s14, s14, s7
 800a63c:	ee67 7a83 	vmul.f32	s15, s15, s6
 800a640:	ee78 0a20 	vadd.f32	s1, s16, s1
 800a644:	ee74 4ac4 	vsub.f32	s9, s9, s8
 800a648:	ee30 0a28 	vadd.f32	s0, s0, s17
 800a64c:	ee3a 8a8a 	vadd.f32	s16, s21, s20
 800a650:	ee39 4a89 	vadd.f32	s8, s19, s18
 800a654:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800a658:	ee76 6a26 	vadd.f32	s13, s12, s13
 800a65c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a660:	445d      	add	r5, fp
 800a662:	45aa      	cmp	sl, r5
 800a664:	ed04 0a01 	vstr	s0, [r4, #-4]
 800a668:	edc0 0a01 	vstr	s1, [r0, #4]
 800a66c:	4464      	add	r4, ip
 800a66e:	ed83 8a00 	vstr	s16, [r3]
 800a672:	edc3 4a01 	vstr	s9, [r3, #4]
 800a676:	4460      	add	r0, ip
 800a678:	ed81 4a00 	vstr	s8, [r1]
 800a67c:	edc1 5a01 	vstr	s11, [r1, #4]
 800a680:	4463      	add	r3, ip
 800a682:	edc2 6a00 	vstr	s13, [r2]
 800a686:	edc2 7a01 	vstr	s15, [r2, #4]
 800a68a:	4461      	add	r1, ip
 800a68c:	4462      	add	r2, ip
 800a68e:	d893      	bhi.n	800a5b8 <arm_radix4_butterfly_f32+0x1e4>
 800a690:	9a01      	ldr	r2, [sp, #4]
 800a692:	9b00      	ldr	r3, [sp, #0]
 800a694:	4417      	add	r7, r2
 800a696:	9a02      	ldr	r2, [sp, #8]
 800a698:	4496      	add	lr, r2
 800a69a:	9a03      	ldr	r2, [sp, #12]
 800a69c:	4490      	add	r8, r2
 800a69e:	9a05      	ldr	r2, [sp, #20]
 800a6a0:	3301      	adds	r3, #1
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	9300      	str	r3, [sp, #0]
 800a6a6:	f106 0608 	add.w	r6, r6, #8
 800a6aa:	f109 0908 	add.w	r9, r9, #8
 800a6ae:	f67f af6f 	bls.w	800a590 <arm_radix4_butterfly_f32+0x1bc>
 800a6b2:	9b06      	ldr	r3, [sp, #24]
 800a6b4:	9a07      	ldr	r2, [sp, #28]
 800a6b6:	f8dd b020 	ldr.w	fp, [sp, #32]
 800a6ba:	0892      	lsrs	r2, r2, #2
 800a6bc:	009b      	lsls	r3, r3, #2
 800a6be:	b29b      	uxth	r3, r3
 800a6c0:	2a04      	cmp	r2, #4
 800a6c2:	9207      	str	r2, [sp, #28]
 800a6c4:	9306      	str	r3, [sp, #24]
 800a6c6:	d902      	bls.n	800a6ce <arm_radix4_butterfly_f32+0x2fa>
 800a6c8:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 800a6cc:	e747      	b.n	800a55e <arm_radix4_butterfly_f32+0x18a>
 800a6ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a6d2:	3320      	adds	r3, #32
 800a6d4:	ed53 4a04 	vldr	s9, [r3, #-16]
 800a6d8:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 800a6dc:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800a6e0:	ed53 5a01 	vldr	s11, [r3, #-4]
 800a6e4:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 800a6e8:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 800a6ec:	ed13 7a02 	vldr	s14, [r3, #-8]
 800a6f0:	ed53 7a03 	vldr	s15, [r3, #-12]
 800a6f4:	ee34 3a24 	vadd.f32	s6, s8, s9
 800a6f8:	ee76 3a07 	vadd.f32	s7, s12, s14
 800a6fc:	ee34 4a64 	vsub.f32	s8, s8, s9
 800a700:	ee36 7a47 	vsub.f32	s14, s12, s14
 800a704:	ee75 4a65 	vsub.f32	s9, s10, s11
 800a708:	ee35 6a25 	vadd.f32	s12, s10, s11
 800a70c:	ee76 5aa7 	vadd.f32	s11, s13, s15
 800a710:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a714:	ee73 2a23 	vadd.f32	s5, s6, s7
 800a718:	ee35 5a86 	vadd.f32	s10, s11, s12
 800a71c:	ee73 3a63 	vsub.f32	s7, s6, s7
 800a720:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a724:	ee34 3a24 	vadd.f32	s6, s8, s9
 800a728:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800a72c:	ee74 4a64 	vsub.f32	s9, s8, s9
 800a730:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a734:	3a01      	subs	r2, #1
 800a736:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 800a73a:	ed43 3a06 	vstr	s7, [r3, #-24]	; 0xffffffe8
 800a73e:	ed03 3a04 	vstr	s6, [r3, #-16]
 800a742:	ed43 4a02 	vstr	s9, [r3, #-8]
 800a746:	ed03 5a07 	vstr	s10, [r3, #-28]	; 0xffffffe4
 800a74a:	ed03 6a05 	vstr	s12, [r3, #-20]	; 0xffffffec
 800a74e:	ed43 6a03 	vstr	s13, [r3, #-12]
 800a752:	ed43 7a01 	vstr	s15, [r3, #-4]
 800a756:	f103 0320 	add.w	r3, r3, #32
 800a75a:	d1bb      	bne.n	800a6d4 <arm_radix4_butterfly_f32+0x300>
 800a75c:	b00d      	add	sp, #52	; 0x34
 800a75e:	ecbd 8b06 	vpop	{d8-d10}
 800a762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a766:	bf00      	nop

0800a768 <arm_radix4_butterfly_inverse_f32>:
 800a768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a76c:	ed2d 8b08 	vpush	{d8-d11}
 800a770:	b08d      	sub	sp, #52	; 0x34
 800a772:	468a      	mov	sl, r1
 800a774:	9300      	str	r3, [sp, #0]
 800a776:	0889      	lsrs	r1, r1, #2
 800a778:	9c00      	ldr	r4, [sp, #0]
 800a77a:	9103      	str	r1, [sp, #12]
 800a77c:	460d      	mov	r5, r1
 800a77e:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800a782:	461f      	mov	r7, r3
 800a784:	46ab      	mov	fp, r5
 800a786:	ea4f 0cc5 	mov.w	ip, r5, lsl #3
 800a78a:	eba1 08c5 	sub.w	r8, r1, r5, lsl #3
 800a78e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800a792:	0125      	lsls	r5, r4, #4
 800a794:	00e4      	lsls	r4, r4, #3
 800a796:	9402      	str	r4, [sp, #8]
 800a798:	9501      	str	r5, [sp, #4]
 800a79a:	4606      	mov	r6, r0
 800a79c:	4691      	mov	r9, r2
 800a79e:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 800a7a2:	9009      	str	r0, [sp, #36]	; 0x24
 800a7a4:	f8cd b010 	str.w	fp, [sp, #16]
 800a7a8:	f10c 0004 	add.w	r0, ip, #4
 800a7ac:	f8dd b008 	ldr.w	fp, [sp, #8]
 800a7b0:	f8cd a008 	str.w	sl, [sp, #8]
 800a7b4:	f8dd a004 	ldr.w	sl, [sp, #4]
 800a7b8:	920a      	str	r2, [sp, #40]	; 0x28
 800a7ba:	4430      	add	r0, r6
 800a7bc:	4632      	mov	r2, r6
 800a7be:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800a7c2:	4647      	mov	r7, r8
 800a7c4:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800a7c8:	3604      	adds	r6, #4
 800a7ca:	464d      	mov	r5, r9
 800a7cc:	464c      	mov	r4, r9
 800a7ce:	edd2 4a01 	vldr	s9, [r2, #4]
 800a7d2:	ed10 4a01 	vldr	s8, [r0, #-4]
 800a7d6:	ed16 6a01 	vldr	s12, [r6, #-4]
 800a7da:	edd1 6a00 	vldr	s13, [r1]
 800a7de:	ed97 7a01 	vldr	s14, [r7, #4]
 800a7e2:	edd3 7a01 	vldr	s15, [r3, #4]
 800a7e6:	edd3 5a00 	vldr	s11, [r3]
 800a7ea:	ed91 5a01 	vldr	s10, [r1, #4]
 800a7ee:	ed99 3a00 	vldr	s6, [r9]
 800a7f2:	edd9 3a01 	vldr	s7, [r9, #4]
 800a7f6:	ee36 2a26 	vadd.f32	s4, s12, s13
 800a7fa:	ee74 2a25 	vadd.f32	s5, s8, s11
 800a7fe:	ee34 1a85 	vadd.f32	s2, s9, s10
 800a802:	ee77 1a27 	vadd.f32	s3, s14, s15
 800a806:	ee32 8a22 	vadd.f32	s16, s4, s5
 800a80a:	ee71 0a21 	vadd.f32	s1, s2, s3
 800a80e:	ee36 6a66 	vsub.f32	s12, s12, s13
 800a812:	ee74 5a65 	vsub.f32	s11, s8, s11
 800a816:	ee34 5ac5 	vsub.f32	s10, s9, s10
 800a81a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a81e:	ed06 8a01 	vstr	s16, [r6, #-4]
 800a822:	edc2 0a01 	vstr	s1, [r2, #4]
 800a826:	ed94 4a00 	vldr	s8, [r4]
 800a82a:	edd5 6a00 	vldr	s13, [r5]
 800a82e:	edd5 7a01 	vldr	s15, [r5, #4]
 800a832:	ee72 4a62 	vsub.f32	s9, s4, s5
 800a836:	ee71 1a61 	vsub.f32	s3, s2, s3
 800a83a:	ee75 2a25 	vadd.f32	s5, s10, s11
 800a83e:	ed94 1a01 	vldr	s2, [r4, #4]
 800a842:	ee36 2a47 	vsub.f32	s4, s12, s14
 800a846:	ee36 7a07 	vadd.f32	s14, s12, s14
 800a84a:	ee35 6a65 	vsub.f32	s12, s10, s11
 800a84e:	ee62 0a04 	vmul.f32	s1, s4, s8
 800a852:	ee21 5a83 	vmul.f32	s10, s3, s6
 800a856:	ee22 2a01 	vmul.f32	s4, s4, s2
 800a85a:	ee22 4a84 	vmul.f32	s8, s5, s8
 800a85e:	ee22 1a81 	vmul.f32	s2, s5, s2
 800a862:	ee67 5a26 	vmul.f32	s11, s14, s13
 800a866:	ee64 2a83 	vmul.f32	s5, s9, s6
 800a86a:	ee66 6a26 	vmul.f32	s13, s12, s13
 800a86e:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800a872:	ee26 6a27 	vmul.f32	s12, s12, s15
 800a876:	ee61 1aa3 	vmul.f32	s3, s3, s7
 800a87a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a87e:	ee30 3ac1 	vsub.f32	s6, s1, s2
 800a882:	ee34 4a02 	vadd.f32	s8, s8, s4
 800a886:	ee72 3ae1 	vsub.f32	s7, s5, s3
 800a88a:	ee35 5a24 	vadd.f32	s10, s10, s9
 800a88e:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800a892:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a896:	3208      	adds	r2, #8
 800a898:	4542      	cmp	r2, r8
 800a89a:	ed40 3a01 	vstr	s7, [r0, #-4]
 800a89e:	f106 0608 	add.w	r6, r6, #8
 800a8a2:	ed87 5a01 	vstr	s10, [r7, #4]
 800a8a6:	44d1      	add	r9, sl
 800a8a8:	ed81 3a00 	vstr	s6, [r1]
 800a8ac:	ed81 4a01 	vstr	s8, [r1, #4]
 800a8b0:	445c      	add	r4, fp
 800a8b2:	ed83 7a00 	vstr	s14, [r3]
 800a8b6:	edc3 7a01 	vstr	s15, [r3, #4]
 800a8ba:	4475      	add	r5, lr
 800a8bc:	f100 0008 	add.w	r0, r0, #8
 800a8c0:	f107 0708 	add.w	r7, r7, #8
 800a8c4:	f101 0108 	add.w	r1, r1, #8
 800a8c8:	f103 0308 	add.w	r3, r3, #8
 800a8cc:	f47f af7f 	bne.w	800a7ce <arm_radix4_butterfly_inverse_f32+0x66>
 800a8d0:	9b00      	ldr	r3, [sp, #0]
 800a8d2:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800a8d6:	f8dd b010 	ldr.w	fp, [sp, #16]
 800a8da:	f8dd a008 	ldr.w	sl, [sp, #8]
 800a8de:	920b      	str	r2, [sp, #44]	; 0x2c
 800a8e0:	009b      	lsls	r3, r3, #2
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	2a04      	cmp	r2, #4
 800a8e6:	9306      	str	r3, [sp, #24]
 800a8e8:	f240 80b9 	bls.w	800aa5e <arm_radix4_butterfly_inverse_f32+0x2f6>
 800a8ec:	9207      	str	r2, [sp, #28]
 800a8ee:	9806      	ldr	r0, [sp, #24]
 800a8f0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a8f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a8f4:	ea4f 039b 	mov.w	r3, fp, lsr #2
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	9308      	str	r3, [sp, #32]
 800a8fc:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800a900:	1e4a      	subs	r2, r1, #1
 800a902:	00db      	lsls	r3, r3, #3
 800a904:	9205      	str	r2, [sp, #20]
 800a906:	9303      	str	r3, [sp, #12]
 800a908:	010a      	lsls	r2, r1, #4
 800a90a:	0103      	lsls	r3, r0, #4
 800a90c:	9204      	str	r2, [sp, #16]
 800a90e:	9302      	str	r3, [sp, #8]
 800a910:	00c2      	lsls	r2, r0, #3
 800a912:	2300      	movs	r3, #0
 800a914:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 800a918:	9201      	str	r2, [sp, #4]
 800a91a:	46b8      	mov	r8, r7
 800a91c:	46be      	mov	lr, r7
 800a91e:	9300      	str	r3, [sp, #0]
 800a920:	9b04      	ldr	r3, [sp, #16]
 800a922:	ed97 1a00 	vldr	s2, [r7]
 800a926:	edd7 1a01 	vldr	s3, [r7, #4]
 800a92a:	ed9e 2a00 	vldr	s4, [lr]
 800a92e:	edde 2a01 	vldr	s5, [lr, #4]
 800a932:	ed98 3a00 	vldr	s6, [r8]
 800a936:	edd8 3a01 	vldr	s7, [r8, #4]
 800a93a:	9d00      	ldr	r5, [sp, #0]
 800a93c:	18f1      	adds	r1, r6, r3
 800a93e:	eb09 0203 	add.w	r2, r9, r3
 800a942:	1d34      	adds	r4, r6, #4
 800a944:	464b      	mov	r3, r9
 800a946:	4630      	mov	r0, r6
 800a948:	ed90 4a01 	vldr	s8, [r0, #4]
 800a94c:	ed14 6a01 	vldr	s12, [r4, #-4]
 800a950:	ed91 7a00 	vldr	s14, [r1]
 800a954:	edd2 7a00 	vldr	s15, [r2]
 800a958:	ed93 5a01 	vldr	s10, [r3, #4]
 800a95c:	edd1 4a01 	vldr	s9, [r1, #4]
 800a960:	edd2 5a01 	vldr	s11, [r2, #4]
 800a964:	edd3 6a00 	vldr	s13, [r3]
 800a968:	ee76 0a07 	vadd.f32	s1, s12, s14
 800a96c:	ee36 8aa7 	vadd.f32	s16, s13, s15
 800a970:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a974:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800a978:	ee74 8a24 	vadd.f32	s17, s8, s9
 800a97c:	ee74 7a64 	vsub.f32	s15, s8, s9
 800a980:	ee35 7a65 	vsub.f32	s14, s10, s11
 800a984:	ee35 4a25 	vadd.f32	s8, s10, s11
 800a988:	ee70 4ac8 	vsub.f32	s9, s1, s16
 800a98c:	ee76 5a47 	vsub.f32	s11, s12, s14
 800a990:	ee38 5ac4 	vsub.f32	s10, s17, s8
 800a994:	ee36 7a07 	vadd.f32	s14, s12, s14
 800a998:	ee37 6aa6 	vadd.f32	s12, s15, s13
 800a99c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a9a0:	ee24 ba82 	vmul.f32	s22, s9, s4
 800a9a4:	ee65 aa22 	vmul.f32	s21, s10, s5
 800a9a8:	ee64 4aa2 	vmul.f32	s9, s9, s5
 800a9ac:	ee25 aa81 	vmul.f32	s20, s11, s2
 800a9b0:	ee66 9a21 	vmul.f32	s19, s12, s3
 800a9b4:	ee27 9a03 	vmul.f32	s18, s14, s6
 800a9b8:	ee67 6aa3 	vmul.f32	s13, s15, s7
 800a9bc:	ee25 5a02 	vmul.f32	s10, s10, s4
 800a9c0:	ee65 5aa1 	vmul.f32	s11, s11, s3
 800a9c4:	ee26 6a01 	vmul.f32	s12, s12, s2
 800a9c8:	ee27 7a23 	vmul.f32	s14, s14, s7
 800a9cc:	ee67 7a83 	vmul.f32	s15, s15, s6
 800a9d0:	ee70 0a88 	vadd.f32	s1, s1, s16
 800a9d4:	ee35 5a24 	vadd.f32	s10, s10, s9
 800a9d8:	ee38 4a84 	vadd.f32	s8, s17, s8
 800a9dc:	ee3b 8a6a 	vsub.f32	s16, s22, s21
 800a9e0:	ee7a 4a69 	vsub.f32	s9, s20, s19
 800a9e4:	ee36 6a25 	vadd.f32	s12, s12, s11
 800a9e8:	ee79 6a66 	vsub.f32	s13, s18, s13
 800a9ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a9f0:	445d      	add	r5, fp
 800a9f2:	45aa      	cmp	sl, r5
 800a9f4:	ed44 0a01 	vstr	s1, [r4, #-4]
 800a9f8:	ed80 4a01 	vstr	s8, [r0, #4]
 800a9fc:	4464      	add	r4, ip
 800a9fe:	ed83 8a00 	vstr	s16, [r3]
 800aa02:	ed83 5a01 	vstr	s10, [r3, #4]
 800aa06:	4460      	add	r0, ip
 800aa08:	edc1 4a00 	vstr	s9, [r1]
 800aa0c:	ed81 6a01 	vstr	s12, [r1, #4]
 800aa10:	4463      	add	r3, ip
 800aa12:	edc2 6a00 	vstr	s13, [r2]
 800aa16:	edc2 7a01 	vstr	s15, [r2, #4]
 800aa1a:	4461      	add	r1, ip
 800aa1c:	4462      	add	r2, ip
 800aa1e:	d893      	bhi.n	800a948 <arm_radix4_butterfly_inverse_f32+0x1e0>
 800aa20:	9a01      	ldr	r2, [sp, #4]
 800aa22:	9b00      	ldr	r3, [sp, #0]
 800aa24:	4417      	add	r7, r2
 800aa26:	9a02      	ldr	r2, [sp, #8]
 800aa28:	4496      	add	lr, r2
 800aa2a:	9a03      	ldr	r2, [sp, #12]
 800aa2c:	4490      	add	r8, r2
 800aa2e:	9a05      	ldr	r2, [sp, #20]
 800aa30:	3301      	adds	r3, #1
 800aa32:	4293      	cmp	r3, r2
 800aa34:	9300      	str	r3, [sp, #0]
 800aa36:	f106 0608 	add.w	r6, r6, #8
 800aa3a:	f109 0908 	add.w	r9, r9, #8
 800aa3e:	f67f af6f 	bls.w	800a920 <arm_radix4_butterfly_inverse_f32+0x1b8>
 800aa42:	9b06      	ldr	r3, [sp, #24]
 800aa44:	9a07      	ldr	r2, [sp, #28]
 800aa46:	f8dd b020 	ldr.w	fp, [sp, #32]
 800aa4a:	0892      	lsrs	r2, r2, #2
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	b29b      	uxth	r3, r3
 800aa50:	2a04      	cmp	r2, #4
 800aa52:	9207      	str	r2, [sp, #28]
 800aa54:	9306      	str	r3, [sp, #24]
 800aa56:	d902      	bls.n	800aa5e <arm_radix4_butterfly_inverse_f32+0x2f6>
 800aa58:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 800aa5c:	e747      	b.n	800a8ee <arm_radix4_butterfly_inverse_f32+0x186>
 800aa5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa62:	3320      	adds	r3, #32
 800aa64:	ed53 4a04 	vldr	s9, [r3, #-16]
 800aa68:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 800aa6c:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800aa70:	ed53 5a01 	vldr	s11, [r3, #-4]
 800aa74:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 800aa78:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 800aa7c:	ed53 7a02 	vldr	s15, [r3, #-8]
 800aa80:	ed13 7a03 	vldr	s14, [r3, #-12]
 800aa84:	ee34 3a24 	vadd.f32	s6, s8, s9
 800aa88:	ee76 3a27 	vadd.f32	s7, s12, s15
 800aa8c:	ee34 4a64 	vsub.f32	s8, s8, s9
 800aa90:	ee76 7a67 	vsub.f32	s15, s12, s15
 800aa94:	ee75 4a65 	vsub.f32	s9, s10, s11
 800aa98:	ee35 6a25 	vadd.f32	s12, s10, s11
 800aa9c:	ee76 5a87 	vadd.f32	s11, s13, s14
 800aaa0:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800aaa4:	ee73 2a23 	vadd.f32	s5, s6, s7
 800aaa8:	ee74 6a24 	vadd.f32	s13, s8, s9
 800aaac:	ee37 5a27 	vadd.f32	s10, s14, s15
 800aab0:	ee73 3a63 	vsub.f32	s7, s6, s7
 800aab4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aab8:	ee34 3a64 	vsub.f32	s6, s8, s9
 800aabc:	ee75 4a86 	vadd.f32	s9, s11, s12
 800aac0:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800aac4:	ee62 2a80 	vmul.f32	s5, s5, s0
 800aac8:	ee26 7a00 	vmul.f32	s14, s12, s0
 800aacc:	ee63 5a80 	vmul.f32	s11, s7, s0
 800aad0:	ee23 4a00 	vmul.f32	s8, s6, s0
 800aad4:	ee66 6a80 	vmul.f32	s13, s13, s0
 800aad8:	ee64 4a80 	vmul.f32	s9, s9, s0
 800aadc:	ee25 6a00 	vmul.f32	s12, s10, s0
 800aae0:	ee67 7a80 	vmul.f32	s15, s15, s0
 800aae4:	3a01      	subs	r2, #1
 800aae6:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 800aaea:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
 800aaee:	ed03 4a04 	vstr	s8, [r3, #-16]
 800aaf2:	ed43 6a02 	vstr	s13, [r3, #-8]
 800aaf6:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 800aafa:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 800aafe:	ed03 6a03 	vstr	s12, [r3, #-12]
 800ab02:	ed43 7a01 	vstr	s15, [r3, #-4]
 800ab06:	f103 0320 	add.w	r3, r3, #32
 800ab0a:	d1ab      	bne.n	800aa64 <arm_radix4_butterfly_inverse_f32+0x2fc>
 800ab0c:	b00d      	add	sp, #52	; 0x34
 800ab0e:	ecbd 8b08 	vpop	{d8-d11}
 800ab12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab16:	bf00      	nop

0800ab18 <arm_cfft_radix4_f32>:
 800ab18:	b570      	push	{r4, r5, r6, lr}
 800ab1a:	7883      	ldrb	r3, [r0, #2]
 800ab1c:	4604      	mov	r4, r0
 800ab1e:	2b01      	cmp	r3, #1
 800ab20:	460d      	mov	r5, r1
 800ab22:	4608      	mov	r0, r1
 800ab24:	6862      	ldr	r2, [r4, #4]
 800ab26:	8821      	ldrh	r1, [r4, #0]
 800ab28:	89a3      	ldrh	r3, [r4, #12]
 800ab2a:	d005      	beq.n	800ab38 <arm_cfft_radix4_f32+0x20>
 800ab2c:	f7ff fc52 	bl	800a3d4 <arm_radix4_butterfly_f32>
 800ab30:	78e3      	ldrb	r3, [r4, #3]
 800ab32:	2b01      	cmp	r3, #1
 800ab34:	d007      	beq.n	800ab46 <arm_cfft_radix4_f32+0x2e>
 800ab36:	bd70      	pop	{r4, r5, r6, pc}
 800ab38:	ed94 0a04 	vldr	s0, [r4, #16]
 800ab3c:	f7ff fe14 	bl	800a768 <arm_radix4_butterfly_inverse_f32>
 800ab40:	78e3      	ldrb	r3, [r4, #3]
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d1f7      	bne.n	800ab36 <arm_cfft_radix4_f32+0x1e>
 800ab46:	4628      	mov	r0, r5
 800ab48:	8821      	ldrh	r1, [r4, #0]
 800ab4a:	89e2      	ldrh	r2, [r4, #14]
 800ab4c:	68a3      	ldr	r3, [r4, #8]
 800ab4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ab52:	f000 b8e9 	b.w	800ad28 <arm_bitreversal_f32>
 800ab56:	bf00      	nop

0800ab58 <arm_cmplx_mag_f32>:
 800ab58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab5c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800ab60:	b084      	sub	sp, #16
 800ab62:	d07f      	beq.n	800ac64 <arm_cmplx_mag_f32+0x10c>
 800ab64:	2700      	movs	r7, #0
 800ab66:	f100 0420 	add.w	r4, r0, #32
 800ab6a:	f101 0510 	add.w	r5, r1, #16
 800ab6e:	4646      	mov	r6, r8
 800ab70:	e05a      	b.n	800ac28 <arm_cmplx_mag_f32+0xd0>
 800ab72:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ab76:	eeb4 0a40 	vcmp.f32	s0, s0
 800ab7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab7e:	f040 80a4 	bne.w	800acca <arm_cmplx_mag_f32+0x172>
 800ab82:	ed05 0a04 	vstr	s0, [r5, #-16]
 800ab86:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800ab8a:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800ab8e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ab92:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ab96:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ab9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ab9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aba2:	f2c0 808f 	blt.w	800acc4 <arm_cmplx_mag_f32+0x16c>
 800aba6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800abaa:	eeb4 0a40 	vcmp.f32	s0, s0
 800abae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abb2:	f040 80af 	bne.w	800ad14 <arm_cmplx_mag_f32+0x1bc>
 800abb6:	ed05 0a03 	vstr	s0, [r5, #-12]
 800abba:	ed54 7a04 	vldr	s15, [r4, #-16]
 800abbe:	ed14 0a03 	vldr	s0, [r4, #-12]
 800abc2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800abc6:	ee20 0a00 	vmul.f32	s0, s0, s0
 800abca:	ee77 7a80 	vadd.f32	s15, s15, s0
 800abce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800abd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abd6:	db72      	blt.n	800acbe <arm_cmplx_mag_f32+0x166>
 800abd8:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800abdc:	eeb4 0a40 	vcmp.f32	s0, s0
 800abe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abe4:	f040 808c 	bne.w	800ad00 <arm_cmplx_mag_f32+0x1a8>
 800abe8:	ed05 0a02 	vstr	s0, [r5, #-8]
 800abec:	ed54 7a02 	vldr	s15, [r4, #-8]
 800abf0:	ed14 0a01 	vldr	s0, [r4, #-4]
 800abf4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800abf8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800abfc:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ac00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ac04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac08:	db20      	blt.n	800ac4c <arm_cmplx_mag_f32+0xf4>
 800ac0a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ac0e:	eeb4 0a40 	vcmp.f32	s0, s0
 800ac12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac16:	d169      	bne.n	800acec <arm_cmplx_mag_f32+0x194>
 800ac18:	3e01      	subs	r6, #1
 800ac1a:	ed05 0a01 	vstr	s0, [r5, #-4]
 800ac1e:	f104 0420 	add.w	r4, r4, #32
 800ac22:	f105 0510 	add.w	r5, r5, #16
 800ac26:	d019      	beq.n	800ac5c <arm_cmplx_mag_f32+0x104>
 800ac28:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 800ac2c:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800ac30:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ac34:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ac38:	ee77 7a80 	vadd.f32	s15, s15, s0
 800ac3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ac40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac44:	da95      	bge.n	800ab72 <arm_cmplx_mag_f32+0x1a>
 800ac46:	f845 7c10 	str.w	r7, [r5, #-16]
 800ac4a:	e79c      	b.n	800ab86 <arm_cmplx_mag_f32+0x2e>
 800ac4c:	3e01      	subs	r6, #1
 800ac4e:	f845 7c04 	str.w	r7, [r5, #-4]
 800ac52:	f104 0420 	add.w	r4, r4, #32
 800ac56:	f105 0510 	add.w	r5, r5, #16
 800ac5a:	d1e5      	bne.n	800ac28 <arm_cmplx_mag_f32+0xd0>
 800ac5c:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800ac60:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 800ac64:	f012 0503 	ands.w	r5, r2, #3
 800ac68:	d026      	beq.n	800acb8 <arm_cmplx_mag_f32+0x160>
 800ac6a:	2600      	movs	r6, #0
 800ac6c:	f100 0408 	add.w	r4, r0, #8
 800ac70:	e00c      	b.n	800ac8c <arm_cmplx_mag_f32+0x134>
 800ac72:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800ac76:	eeb4 0a40 	vcmp.f32	s0, s0
 800ac7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac7e:	d12e      	bne.n	800acde <arm_cmplx_mag_f32+0x186>
 800ac80:	3d01      	subs	r5, #1
 800ac82:	ed01 0a01 	vstr	s0, [r1, #-4]
 800ac86:	f104 0408 	add.w	r4, r4, #8
 800ac8a:	d015      	beq.n	800acb8 <arm_cmplx_mag_f32+0x160>
 800ac8c:	ed54 7a02 	vldr	s15, [r4, #-8]
 800ac90:	ed14 0a01 	vldr	s0, [r4, #-4]
 800ac94:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800ac98:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ac9c:	3104      	adds	r1, #4
 800ac9e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800aca2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800aca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acaa:	dae2      	bge.n	800ac72 <arm_cmplx_mag_f32+0x11a>
 800acac:	3d01      	subs	r5, #1
 800acae:	f841 6c04 	str.w	r6, [r1, #-4]
 800acb2:	f104 0408 	add.w	r4, r4, #8
 800acb6:	d1e9      	bne.n	800ac8c <arm_cmplx_mag_f32+0x134>
 800acb8:	b004      	add	sp, #16
 800acba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acbe:	f845 7c08 	str.w	r7, [r5, #-8]
 800acc2:	e793      	b.n	800abec <arm_cmplx_mag_f32+0x94>
 800acc4:	f845 7c0c 	str.w	r7, [r5, #-12]
 800acc8:	e777      	b.n	800abba <arm_cmplx_mag_f32+0x62>
 800acca:	eeb0 0a67 	vmov.f32	s0, s15
 800acce:	9203      	str	r2, [sp, #12]
 800acd0:	9102      	str	r1, [sp, #8]
 800acd2:	9001      	str	r0, [sp, #4]
 800acd4:	f001 fe46 	bl	800c964 <sqrtf>
 800acd8:	a801      	add	r0, sp, #4
 800acda:	c807      	ldmia	r0, {r0, r1, r2}
 800acdc:	e751      	b.n	800ab82 <arm_cmplx_mag_f32+0x2a>
 800acde:	eeb0 0a67 	vmov.f32	s0, s15
 800ace2:	9101      	str	r1, [sp, #4]
 800ace4:	f001 fe3e 	bl	800c964 <sqrtf>
 800ace8:	9901      	ldr	r1, [sp, #4]
 800acea:	e7c9      	b.n	800ac80 <arm_cmplx_mag_f32+0x128>
 800acec:	eeb0 0a67 	vmov.f32	s0, s15
 800acf0:	9203      	str	r2, [sp, #12]
 800acf2:	9102      	str	r1, [sp, #8]
 800acf4:	9001      	str	r0, [sp, #4]
 800acf6:	f001 fe35 	bl	800c964 <sqrtf>
 800acfa:	a801      	add	r0, sp, #4
 800acfc:	c807      	ldmia	r0, {r0, r1, r2}
 800acfe:	e78b      	b.n	800ac18 <arm_cmplx_mag_f32+0xc0>
 800ad00:	eeb0 0a67 	vmov.f32	s0, s15
 800ad04:	9203      	str	r2, [sp, #12]
 800ad06:	9102      	str	r1, [sp, #8]
 800ad08:	9001      	str	r0, [sp, #4]
 800ad0a:	f001 fe2b 	bl	800c964 <sqrtf>
 800ad0e:	a801      	add	r0, sp, #4
 800ad10:	c807      	ldmia	r0, {r0, r1, r2}
 800ad12:	e769      	b.n	800abe8 <arm_cmplx_mag_f32+0x90>
 800ad14:	eeb0 0a67 	vmov.f32	s0, s15
 800ad18:	9203      	str	r2, [sp, #12]
 800ad1a:	9102      	str	r1, [sp, #8]
 800ad1c:	9001      	str	r0, [sp, #4]
 800ad1e:	f001 fe21 	bl	800c964 <sqrtf>
 800ad22:	a801      	add	r0, sp, #4
 800ad24:	c807      	ldmia	r0, {r0, r1, r2}
 800ad26:	e746      	b.n	800abb6 <arm_cmplx_mag_f32+0x5e>

0800ad28 <arm_bitreversal_f32>:
 800ad28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad2c:	b085      	sub	sp, #20
 800ad2e:	0849      	lsrs	r1, r1, #1
 800ad30:	0052      	lsls	r2, r2, #1
 800ad32:	2400      	movs	r4, #0
 800ad34:	9203      	str	r2, [sp, #12]
 800ad36:	1e8a      	subs	r2, r1, #2
 800ad38:	9101      	str	r1, [sp, #4]
 800ad3a:	f101 0c01 	add.w	ip, r1, #1
 800ad3e:	9202      	str	r2, [sp, #8]
 800ad40:	4621      	mov	r1, r4
 800ad42:	4622      	mov	r2, r4
 800ad44:	9d01      	ldr	r5, [sp, #4]
 800ad46:	3101      	adds	r1, #1
 800ad48:	442a      	add	r2, r5
 800ad4a:	00c9      	lsls	r1, r1, #3
 800ad4c:	00d2      	lsls	r2, r2, #3
 800ad4e:	1846      	adds	r6, r0, r1
 800ad50:	1885      	adds	r5, r0, r2
 800ad52:	3104      	adds	r1, #4
 800ad54:	3204      	adds	r2, #4
 800ad56:	6837      	ldr	r7, [r6, #0]
 800ad58:	f8d5 e000 	ldr.w	lr, [r5]
 800ad5c:	f8c6 e000 	str.w	lr, [r6]
 800ad60:	4401      	add	r1, r0
 800ad62:	4402      	add	r2, r0
 800ad64:	602f      	str	r7, [r5, #0]
 800ad66:	3402      	adds	r4, #2
 800ad68:	680e      	ldr	r6, [r1, #0]
 800ad6a:	f8d2 9000 	ldr.w	r9, [r2]
 800ad6e:	f8c1 9000 	str.w	r9, [r1]
 800ad72:	b2a4      	uxth	r4, r4
 800ad74:	6016      	str	r6, [r2, #0]
 800ad76:	eb04 050c 	add.w	r5, r4, ip
 800ad7a:	881a      	ldrh	r2, [r3, #0]
 800ad7c:	00ed      	lsls	r5, r5, #3
 800ad7e:	eb00 0e05 	add.w	lr, r0, r5
 800ad82:	3504      	adds	r5, #4
 800ad84:	9500      	str	r5, [sp, #0]
 800ad86:	eb0c 0102 	add.w	r1, ip, r2
 800ad8a:	9d02      	ldr	r5, [sp, #8]
 800ad8c:	00c9      	lsls	r1, r1, #3
 800ad8e:	00e7      	lsls	r7, r4, #3
 800ad90:	00d6      	lsls	r6, r2, #3
 800ad92:	f101 0b04 	add.w	fp, r1, #4
 800ad96:	eb00 0901 	add.w	r9, r0, r1
 800ad9a:	42ac      	cmp	r4, r5
 800ad9c:	9903      	ldr	r1, [sp, #12]
 800ad9e:	9d00      	ldr	r5, [sp, #0]
 800ada0:	eb00 0807 	add.w	r8, r0, r7
 800ada4:	eb00 0a06 	add.w	sl, r0, r6
 800ada8:	f107 0704 	add.w	r7, r7, #4
 800adac:	f106 0604 	add.w	r6, r6, #4
 800adb0:	440b      	add	r3, r1
 800adb2:	4407      	add	r7, r0
 800adb4:	4406      	add	r6, r0
 800adb6:	4621      	mov	r1, r4
 800adb8:	4405      	add	r5, r0
 800adba:	4483      	add	fp, r0
 800adbc:	d820      	bhi.n	800ae00 <arm_bitreversal_f32+0xd8>
 800adbe:	42a2      	cmp	r2, r4
 800adc0:	d9c0      	bls.n	800ad44 <arm_bitreversal_f32+0x1c>
 800adc2:	edd8 7a00 	vldr	s15, [r8]
 800adc6:	ed9a 7a00 	vldr	s14, [sl]
 800adca:	ed88 7a00 	vstr	s14, [r8]
 800adce:	edca 7a00 	vstr	s15, [sl]
 800add2:	f8d7 8000 	ldr.w	r8, [r7]
 800add6:	f8d6 a000 	ldr.w	sl, [r6]
 800adda:	f8c7 a000 	str.w	sl, [r7]
 800adde:	f8c6 8000 	str.w	r8, [r6]
 800ade2:	f8de 6000 	ldr.w	r6, [lr]
 800ade6:	f8d9 7000 	ldr.w	r7, [r9]
 800adea:	f8ce 7000 	str.w	r7, [lr]
 800adee:	f8c9 6000 	str.w	r6, [r9]
 800adf2:	682e      	ldr	r6, [r5, #0]
 800adf4:	f8db 7000 	ldr.w	r7, [fp]
 800adf8:	602f      	str	r7, [r5, #0]
 800adfa:	f8cb 6000 	str.w	r6, [fp]
 800adfe:	e7a1      	b.n	800ad44 <arm_bitreversal_f32+0x1c>
 800ae00:	b005      	add	sp, #20
 800ae02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae06:	bf00      	nop

0800ae08 <__errno>:
 800ae08:	4b01      	ldr	r3, [pc, #4]	; (800ae10 <__errno+0x8>)
 800ae0a:	6818      	ldr	r0, [r3, #0]
 800ae0c:	4770      	bx	lr
 800ae0e:	bf00      	nop
 800ae10:	20000048 	.word	0x20000048

0800ae14 <__libc_init_array>:
 800ae14:	b570      	push	{r4, r5, r6, lr}
 800ae16:	4e0d      	ldr	r6, [pc, #52]	; (800ae4c <__libc_init_array+0x38>)
 800ae18:	4c0d      	ldr	r4, [pc, #52]	; (800ae50 <__libc_init_array+0x3c>)
 800ae1a:	1ba4      	subs	r4, r4, r6
 800ae1c:	10a4      	asrs	r4, r4, #2
 800ae1e:	2500      	movs	r5, #0
 800ae20:	42a5      	cmp	r5, r4
 800ae22:	d109      	bne.n	800ae38 <__libc_init_array+0x24>
 800ae24:	4e0b      	ldr	r6, [pc, #44]	; (800ae54 <__libc_init_array+0x40>)
 800ae26:	4c0c      	ldr	r4, [pc, #48]	; (800ae58 <__libc_init_array+0x44>)
 800ae28:	f001 fdf2 	bl	800ca10 <_init>
 800ae2c:	1ba4      	subs	r4, r4, r6
 800ae2e:	10a4      	asrs	r4, r4, #2
 800ae30:	2500      	movs	r5, #0
 800ae32:	42a5      	cmp	r5, r4
 800ae34:	d105      	bne.n	800ae42 <__libc_init_array+0x2e>
 800ae36:	bd70      	pop	{r4, r5, r6, pc}
 800ae38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae3c:	4798      	blx	r3
 800ae3e:	3501      	adds	r5, #1
 800ae40:	e7ee      	b.n	800ae20 <__libc_init_array+0xc>
 800ae42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae46:	4798      	blx	r3
 800ae48:	3501      	adds	r5, #1
 800ae4a:	e7f2      	b.n	800ae32 <__libc_init_array+0x1e>
 800ae4c:	08015500 	.word	0x08015500
 800ae50:	08015500 	.word	0x08015500
 800ae54:	08015500 	.word	0x08015500
 800ae58:	08015504 	.word	0x08015504

0800ae5c <malloc>:
 800ae5c:	4b02      	ldr	r3, [pc, #8]	; (800ae68 <malloc+0xc>)
 800ae5e:	4601      	mov	r1, r0
 800ae60:	6818      	ldr	r0, [r3, #0]
 800ae62:	f000 b86d 	b.w	800af40 <_malloc_r>
 800ae66:	bf00      	nop
 800ae68:	20000048 	.word	0x20000048

0800ae6c <free>:
 800ae6c:	4b02      	ldr	r3, [pc, #8]	; (800ae78 <free+0xc>)
 800ae6e:	4601      	mov	r1, r0
 800ae70:	6818      	ldr	r0, [r3, #0]
 800ae72:	f000 b817 	b.w	800aea4 <_free_r>
 800ae76:	bf00      	nop
 800ae78:	20000048 	.word	0x20000048

0800ae7c <memcpy>:
 800ae7c:	b510      	push	{r4, lr}
 800ae7e:	1e43      	subs	r3, r0, #1
 800ae80:	440a      	add	r2, r1
 800ae82:	4291      	cmp	r1, r2
 800ae84:	d100      	bne.n	800ae88 <memcpy+0xc>
 800ae86:	bd10      	pop	{r4, pc}
 800ae88:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae90:	e7f7      	b.n	800ae82 <memcpy+0x6>

0800ae92 <memset>:
 800ae92:	4402      	add	r2, r0
 800ae94:	4603      	mov	r3, r0
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d100      	bne.n	800ae9c <memset+0xa>
 800ae9a:	4770      	bx	lr
 800ae9c:	f803 1b01 	strb.w	r1, [r3], #1
 800aea0:	e7f9      	b.n	800ae96 <memset+0x4>
	...

0800aea4 <_free_r>:
 800aea4:	b538      	push	{r3, r4, r5, lr}
 800aea6:	4605      	mov	r5, r0
 800aea8:	2900      	cmp	r1, #0
 800aeaa:	d045      	beq.n	800af38 <_free_r+0x94>
 800aeac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aeb0:	1f0c      	subs	r4, r1, #4
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	bfb8      	it	lt
 800aeb6:	18e4      	addlt	r4, r4, r3
 800aeb8:	f001 fa48 	bl	800c34c <__malloc_lock>
 800aebc:	4a1f      	ldr	r2, [pc, #124]	; (800af3c <_free_r+0x98>)
 800aebe:	6813      	ldr	r3, [r2, #0]
 800aec0:	4610      	mov	r0, r2
 800aec2:	b933      	cbnz	r3, 800aed2 <_free_r+0x2e>
 800aec4:	6063      	str	r3, [r4, #4]
 800aec6:	6014      	str	r4, [r2, #0]
 800aec8:	4628      	mov	r0, r5
 800aeca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aece:	f001 ba3e 	b.w	800c34e <__malloc_unlock>
 800aed2:	42a3      	cmp	r3, r4
 800aed4:	d90c      	bls.n	800aef0 <_free_r+0x4c>
 800aed6:	6821      	ldr	r1, [r4, #0]
 800aed8:	1862      	adds	r2, r4, r1
 800aeda:	4293      	cmp	r3, r2
 800aedc:	bf04      	itt	eq
 800aede:	681a      	ldreq	r2, [r3, #0]
 800aee0:	685b      	ldreq	r3, [r3, #4]
 800aee2:	6063      	str	r3, [r4, #4]
 800aee4:	bf04      	itt	eq
 800aee6:	1852      	addeq	r2, r2, r1
 800aee8:	6022      	streq	r2, [r4, #0]
 800aeea:	6004      	str	r4, [r0, #0]
 800aeec:	e7ec      	b.n	800aec8 <_free_r+0x24>
 800aeee:	4613      	mov	r3, r2
 800aef0:	685a      	ldr	r2, [r3, #4]
 800aef2:	b10a      	cbz	r2, 800aef8 <_free_r+0x54>
 800aef4:	42a2      	cmp	r2, r4
 800aef6:	d9fa      	bls.n	800aeee <_free_r+0x4a>
 800aef8:	6819      	ldr	r1, [r3, #0]
 800aefa:	1858      	adds	r0, r3, r1
 800aefc:	42a0      	cmp	r0, r4
 800aefe:	d10b      	bne.n	800af18 <_free_r+0x74>
 800af00:	6820      	ldr	r0, [r4, #0]
 800af02:	4401      	add	r1, r0
 800af04:	1858      	adds	r0, r3, r1
 800af06:	4282      	cmp	r2, r0
 800af08:	6019      	str	r1, [r3, #0]
 800af0a:	d1dd      	bne.n	800aec8 <_free_r+0x24>
 800af0c:	6810      	ldr	r0, [r2, #0]
 800af0e:	6852      	ldr	r2, [r2, #4]
 800af10:	605a      	str	r2, [r3, #4]
 800af12:	4401      	add	r1, r0
 800af14:	6019      	str	r1, [r3, #0]
 800af16:	e7d7      	b.n	800aec8 <_free_r+0x24>
 800af18:	d902      	bls.n	800af20 <_free_r+0x7c>
 800af1a:	230c      	movs	r3, #12
 800af1c:	602b      	str	r3, [r5, #0]
 800af1e:	e7d3      	b.n	800aec8 <_free_r+0x24>
 800af20:	6820      	ldr	r0, [r4, #0]
 800af22:	1821      	adds	r1, r4, r0
 800af24:	428a      	cmp	r2, r1
 800af26:	bf04      	itt	eq
 800af28:	6811      	ldreq	r1, [r2, #0]
 800af2a:	6852      	ldreq	r2, [r2, #4]
 800af2c:	6062      	str	r2, [r4, #4]
 800af2e:	bf04      	itt	eq
 800af30:	1809      	addeq	r1, r1, r0
 800af32:	6021      	streq	r1, [r4, #0]
 800af34:	605c      	str	r4, [r3, #4]
 800af36:	e7c7      	b.n	800aec8 <_free_r+0x24>
 800af38:	bd38      	pop	{r3, r4, r5, pc}
 800af3a:	bf00      	nop
 800af3c:	20000270 	.word	0x20000270

0800af40 <_malloc_r>:
 800af40:	b570      	push	{r4, r5, r6, lr}
 800af42:	1ccd      	adds	r5, r1, #3
 800af44:	f025 0503 	bic.w	r5, r5, #3
 800af48:	3508      	adds	r5, #8
 800af4a:	2d0c      	cmp	r5, #12
 800af4c:	bf38      	it	cc
 800af4e:	250c      	movcc	r5, #12
 800af50:	2d00      	cmp	r5, #0
 800af52:	4606      	mov	r6, r0
 800af54:	db01      	blt.n	800af5a <_malloc_r+0x1a>
 800af56:	42a9      	cmp	r1, r5
 800af58:	d903      	bls.n	800af62 <_malloc_r+0x22>
 800af5a:	230c      	movs	r3, #12
 800af5c:	6033      	str	r3, [r6, #0]
 800af5e:	2000      	movs	r0, #0
 800af60:	bd70      	pop	{r4, r5, r6, pc}
 800af62:	f001 f9f3 	bl	800c34c <__malloc_lock>
 800af66:	4a21      	ldr	r2, [pc, #132]	; (800afec <_malloc_r+0xac>)
 800af68:	6814      	ldr	r4, [r2, #0]
 800af6a:	4621      	mov	r1, r4
 800af6c:	b991      	cbnz	r1, 800af94 <_malloc_r+0x54>
 800af6e:	4c20      	ldr	r4, [pc, #128]	; (800aff0 <_malloc_r+0xb0>)
 800af70:	6823      	ldr	r3, [r4, #0]
 800af72:	b91b      	cbnz	r3, 800af7c <_malloc_r+0x3c>
 800af74:	4630      	mov	r0, r6
 800af76:	f000 fb87 	bl	800b688 <_sbrk_r>
 800af7a:	6020      	str	r0, [r4, #0]
 800af7c:	4629      	mov	r1, r5
 800af7e:	4630      	mov	r0, r6
 800af80:	f000 fb82 	bl	800b688 <_sbrk_r>
 800af84:	1c43      	adds	r3, r0, #1
 800af86:	d124      	bne.n	800afd2 <_malloc_r+0x92>
 800af88:	230c      	movs	r3, #12
 800af8a:	6033      	str	r3, [r6, #0]
 800af8c:	4630      	mov	r0, r6
 800af8e:	f001 f9de 	bl	800c34e <__malloc_unlock>
 800af92:	e7e4      	b.n	800af5e <_malloc_r+0x1e>
 800af94:	680b      	ldr	r3, [r1, #0]
 800af96:	1b5b      	subs	r3, r3, r5
 800af98:	d418      	bmi.n	800afcc <_malloc_r+0x8c>
 800af9a:	2b0b      	cmp	r3, #11
 800af9c:	d90f      	bls.n	800afbe <_malloc_r+0x7e>
 800af9e:	600b      	str	r3, [r1, #0]
 800afa0:	50cd      	str	r5, [r1, r3]
 800afa2:	18cc      	adds	r4, r1, r3
 800afa4:	4630      	mov	r0, r6
 800afa6:	f001 f9d2 	bl	800c34e <__malloc_unlock>
 800afaa:	f104 000b 	add.w	r0, r4, #11
 800afae:	1d23      	adds	r3, r4, #4
 800afb0:	f020 0007 	bic.w	r0, r0, #7
 800afb4:	1ac3      	subs	r3, r0, r3
 800afb6:	d0d3      	beq.n	800af60 <_malloc_r+0x20>
 800afb8:	425a      	negs	r2, r3
 800afba:	50e2      	str	r2, [r4, r3]
 800afbc:	e7d0      	b.n	800af60 <_malloc_r+0x20>
 800afbe:	428c      	cmp	r4, r1
 800afc0:	684b      	ldr	r3, [r1, #4]
 800afc2:	bf16      	itet	ne
 800afc4:	6063      	strne	r3, [r4, #4]
 800afc6:	6013      	streq	r3, [r2, #0]
 800afc8:	460c      	movne	r4, r1
 800afca:	e7eb      	b.n	800afa4 <_malloc_r+0x64>
 800afcc:	460c      	mov	r4, r1
 800afce:	6849      	ldr	r1, [r1, #4]
 800afd0:	e7cc      	b.n	800af6c <_malloc_r+0x2c>
 800afd2:	1cc4      	adds	r4, r0, #3
 800afd4:	f024 0403 	bic.w	r4, r4, #3
 800afd8:	42a0      	cmp	r0, r4
 800afda:	d005      	beq.n	800afe8 <_malloc_r+0xa8>
 800afdc:	1a21      	subs	r1, r4, r0
 800afde:	4630      	mov	r0, r6
 800afe0:	f000 fb52 	bl	800b688 <_sbrk_r>
 800afe4:	3001      	adds	r0, #1
 800afe6:	d0cf      	beq.n	800af88 <_malloc_r+0x48>
 800afe8:	6025      	str	r5, [r4, #0]
 800afea:	e7db      	b.n	800afa4 <_malloc_r+0x64>
 800afec:	20000270 	.word	0x20000270
 800aff0:	20000274 	.word	0x20000274

0800aff4 <__cvt>:
 800aff4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aff8:	ec55 4b10 	vmov	r4, r5, d0
 800affc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800affe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b002:	2d00      	cmp	r5, #0
 800b004:	460e      	mov	r6, r1
 800b006:	4691      	mov	r9, r2
 800b008:	4619      	mov	r1, r3
 800b00a:	bfb8      	it	lt
 800b00c:	4622      	movlt	r2, r4
 800b00e:	462b      	mov	r3, r5
 800b010:	f027 0720 	bic.w	r7, r7, #32
 800b014:	bfbb      	ittet	lt
 800b016:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b01a:	461d      	movlt	r5, r3
 800b01c:	2300      	movge	r3, #0
 800b01e:	232d      	movlt	r3, #45	; 0x2d
 800b020:	bfb8      	it	lt
 800b022:	4614      	movlt	r4, r2
 800b024:	2f46      	cmp	r7, #70	; 0x46
 800b026:	700b      	strb	r3, [r1, #0]
 800b028:	d004      	beq.n	800b034 <__cvt+0x40>
 800b02a:	2f45      	cmp	r7, #69	; 0x45
 800b02c:	d100      	bne.n	800b030 <__cvt+0x3c>
 800b02e:	3601      	adds	r6, #1
 800b030:	2102      	movs	r1, #2
 800b032:	e000      	b.n	800b036 <__cvt+0x42>
 800b034:	2103      	movs	r1, #3
 800b036:	ab03      	add	r3, sp, #12
 800b038:	9301      	str	r3, [sp, #4]
 800b03a:	ab02      	add	r3, sp, #8
 800b03c:	9300      	str	r3, [sp, #0]
 800b03e:	4632      	mov	r2, r6
 800b040:	4653      	mov	r3, sl
 800b042:	ec45 4b10 	vmov	d0, r4, r5
 800b046:	f000 fbbb 	bl	800b7c0 <_dtoa_r>
 800b04a:	2f47      	cmp	r7, #71	; 0x47
 800b04c:	4680      	mov	r8, r0
 800b04e:	d102      	bne.n	800b056 <__cvt+0x62>
 800b050:	f019 0f01 	tst.w	r9, #1
 800b054:	d026      	beq.n	800b0a4 <__cvt+0xb0>
 800b056:	2f46      	cmp	r7, #70	; 0x46
 800b058:	eb08 0906 	add.w	r9, r8, r6
 800b05c:	d111      	bne.n	800b082 <__cvt+0x8e>
 800b05e:	f898 3000 	ldrb.w	r3, [r8]
 800b062:	2b30      	cmp	r3, #48	; 0x30
 800b064:	d10a      	bne.n	800b07c <__cvt+0x88>
 800b066:	2200      	movs	r2, #0
 800b068:	2300      	movs	r3, #0
 800b06a:	4620      	mov	r0, r4
 800b06c:	4629      	mov	r1, r5
 800b06e:	f7f5 fcd7 	bl	8000a20 <__aeabi_dcmpeq>
 800b072:	b918      	cbnz	r0, 800b07c <__cvt+0x88>
 800b074:	f1c6 0601 	rsb	r6, r6, #1
 800b078:	f8ca 6000 	str.w	r6, [sl]
 800b07c:	f8da 3000 	ldr.w	r3, [sl]
 800b080:	4499      	add	r9, r3
 800b082:	2200      	movs	r2, #0
 800b084:	2300      	movs	r3, #0
 800b086:	4620      	mov	r0, r4
 800b088:	4629      	mov	r1, r5
 800b08a:	f7f5 fcc9 	bl	8000a20 <__aeabi_dcmpeq>
 800b08e:	b938      	cbnz	r0, 800b0a0 <__cvt+0xac>
 800b090:	2230      	movs	r2, #48	; 0x30
 800b092:	9b03      	ldr	r3, [sp, #12]
 800b094:	454b      	cmp	r3, r9
 800b096:	d205      	bcs.n	800b0a4 <__cvt+0xb0>
 800b098:	1c59      	adds	r1, r3, #1
 800b09a:	9103      	str	r1, [sp, #12]
 800b09c:	701a      	strb	r2, [r3, #0]
 800b09e:	e7f8      	b.n	800b092 <__cvt+0x9e>
 800b0a0:	f8cd 900c 	str.w	r9, [sp, #12]
 800b0a4:	9b03      	ldr	r3, [sp, #12]
 800b0a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b0a8:	eba3 0308 	sub.w	r3, r3, r8
 800b0ac:	4640      	mov	r0, r8
 800b0ae:	6013      	str	r3, [r2, #0]
 800b0b0:	b004      	add	sp, #16
 800b0b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800b0b6 <__exponent>:
 800b0b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b0b8:	2900      	cmp	r1, #0
 800b0ba:	4604      	mov	r4, r0
 800b0bc:	bfba      	itte	lt
 800b0be:	4249      	neglt	r1, r1
 800b0c0:	232d      	movlt	r3, #45	; 0x2d
 800b0c2:	232b      	movge	r3, #43	; 0x2b
 800b0c4:	2909      	cmp	r1, #9
 800b0c6:	f804 2b02 	strb.w	r2, [r4], #2
 800b0ca:	7043      	strb	r3, [r0, #1]
 800b0cc:	dd20      	ble.n	800b110 <__exponent+0x5a>
 800b0ce:	f10d 0307 	add.w	r3, sp, #7
 800b0d2:	461f      	mov	r7, r3
 800b0d4:	260a      	movs	r6, #10
 800b0d6:	fb91 f5f6 	sdiv	r5, r1, r6
 800b0da:	fb06 1115 	mls	r1, r6, r5, r1
 800b0de:	3130      	adds	r1, #48	; 0x30
 800b0e0:	2d09      	cmp	r5, #9
 800b0e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b0e6:	f103 32ff 	add.w	r2, r3, #4294967295
 800b0ea:	4629      	mov	r1, r5
 800b0ec:	dc09      	bgt.n	800b102 <__exponent+0x4c>
 800b0ee:	3130      	adds	r1, #48	; 0x30
 800b0f0:	3b02      	subs	r3, #2
 800b0f2:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b0f6:	42bb      	cmp	r3, r7
 800b0f8:	4622      	mov	r2, r4
 800b0fa:	d304      	bcc.n	800b106 <__exponent+0x50>
 800b0fc:	1a10      	subs	r0, r2, r0
 800b0fe:	b003      	add	sp, #12
 800b100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b102:	4613      	mov	r3, r2
 800b104:	e7e7      	b.n	800b0d6 <__exponent+0x20>
 800b106:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b10a:	f804 2b01 	strb.w	r2, [r4], #1
 800b10e:	e7f2      	b.n	800b0f6 <__exponent+0x40>
 800b110:	2330      	movs	r3, #48	; 0x30
 800b112:	4419      	add	r1, r3
 800b114:	7083      	strb	r3, [r0, #2]
 800b116:	1d02      	adds	r2, r0, #4
 800b118:	70c1      	strb	r1, [r0, #3]
 800b11a:	e7ef      	b.n	800b0fc <__exponent+0x46>

0800b11c <_printf_float>:
 800b11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b120:	b08d      	sub	sp, #52	; 0x34
 800b122:	460c      	mov	r4, r1
 800b124:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800b128:	4616      	mov	r6, r2
 800b12a:	461f      	mov	r7, r3
 800b12c:	4605      	mov	r5, r0
 800b12e:	f001 f8ff 	bl	800c330 <_localeconv_r>
 800b132:	6803      	ldr	r3, [r0, #0]
 800b134:	9304      	str	r3, [sp, #16]
 800b136:	4618      	mov	r0, r3
 800b138:	f7f5 f846 	bl	80001c8 <strlen>
 800b13c:	2300      	movs	r3, #0
 800b13e:	930a      	str	r3, [sp, #40]	; 0x28
 800b140:	f8d8 3000 	ldr.w	r3, [r8]
 800b144:	9005      	str	r0, [sp, #20]
 800b146:	3307      	adds	r3, #7
 800b148:	f023 0307 	bic.w	r3, r3, #7
 800b14c:	f103 0208 	add.w	r2, r3, #8
 800b150:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b154:	f8d4 b000 	ldr.w	fp, [r4]
 800b158:	f8c8 2000 	str.w	r2, [r8]
 800b15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b160:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b164:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b168:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b16c:	9307      	str	r3, [sp, #28]
 800b16e:	f8cd 8018 	str.w	r8, [sp, #24]
 800b172:	f04f 32ff 	mov.w	r2, #4294967295
 800b176:	4ba7      	ldr	r3, [pc, #668]	; (800b414 <_printf_float+0x2f8>)
 800b178:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b17c:	f7f5 fc82 	bl	8000a84 <__aeabi_dcmpun>
 800b180:	bb70      	cbnz	r0, 800b1e0 <_printf_float+0xc4>
 800b182:	f04f 32ff 	mov.w	r2, #4294967295
 800b186:	4ba3      	ldr	r3, [pc, #652]	; (800b414 <_printf_float+0x2f8>)
 800b188:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b18c:	f7f5 fc5c 	bl	8000a48 <__aeabi_dcmple>
 800b190:	bb30      	cbnz	r0, 800b1e0 <_printf_float+0xc4>
 800b192:	2200      	movs	r2, #0
 800b194:	2300      	movs	r3, #0
 800b196:	4640      	mov	r0, r8
 800b198:	4649      	mov	r1, r9
 800b19a:	f7f5 fc4b 	bl	8000a34 <__aeabi_dcmplt>
 800b19e:	b110      	cbz	r0, 800b1a6 <_printf_float+0x8a>
 800b1a0:	232d      	movs	r3, #45	; 0x2d
 800b1a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1a6:	4a9c      	ldr	r2, [pc, #624]	; (800b418 <_printf_float+0x2fc>)
 800b1a8:	4b9c      	ldr	r3, [pc, #624]	; (800b41c <_printf_float+0x300>)
 800b1aa:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b1ae:	bf8c      	ite	hi
 800b1b0:	4690      	movhi	r8, r2
 800b1b2:	4698      	movls	r8, r3
 800b1b4:	2303      	movs	r3, #3
 800b1b6:	f02b 0204 	bic.w	r2, fp, #4
 800b1ba:	6123      	str	r3, [r4, #16]
 800b1bc:	6022      	str	r2, [r4, #0]
 800b1be:	f04f 0900 	mov.w	r9, #0
 800b1c2:	9700      	str	r7, [sp, #0]
 800b1c4:	4633      	mov	r3, r6
 800b1c6:	aa0b      	add	r2, sp, #44	; 0x2c
 800b1c8:	4621      	mov	r1, r4
 800b1ca:	4628      	mov	r0, r5
 800b1cc:	f000 f9e6 	bl	800b59c <_printf_common>
 800b1d0:	3001      	adds	r0, #1
 800b1d2:	f040 808d 	bne.w	800b2f0 <_printf_float+0x1d4>
 800b1d6:	f04f 30ff 	mov.w	r0, #4294967295
 800b1da:	b00d      	add	sp, #52	; 0x34
 800b1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1e0:	4642      	mov	r2, r8
 800b1e2:	464b      	mov	r3, r9
 800b1e4:	4640      	mov	r0, r8
 800b1e6:	4649      	mov	r1, r9
 800b1e8:	f7f5 fc4c 	bl	8000a84 <__aeabi_dcmpun>
 800b1ec:	b110      	cbz	r0, 800b1f4 <_printf_float+0xd8>
 800b1ee:	4a8c      	ldr	r2, [pc, #560]	; (800b420 <_printf_float+0x304>)
 800b1f0:	4b8c      	ldr	r3, [pc, #560]	; (800b424 <_printf_float+0x308>)
 800b1f2:	e7da      	b.n	800b1aa <_printf_float+0x8e>
 800b1f4:	6861      	ldr	r1, [r4, #4]
 800b1f6:	1c4b      	adds	r3, r1, #1
 800b1f8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b1fc:	a80a      	add	r0, sp, #40	; 0x28
 800b1fe:	d13e      	bne.n	800b27e <_printf_float+0x162>
 800b200:	2306      	movs	r3, #6
 800b202:	6063      	str	r3, [r4, #4]
 800b204:	2300      	movs	r3, #0
 800b206:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b20a:	ab09      	add	r3, sp, #36	; 0x24
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	ec49 8b10 	vmov	d0, r8, r9
 800b212:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b216:	6022      	str	r2, [r4, #0]
 800b218:	f8cd a004 	str.w	sl, [sp, #4]
 800b21c:	6861      	ldr	r1, [r4, #4]
 800b21e:	4628      	mov	r0, r5
 800b220:	f7ff fee8 	bl	800aff4 <__cvt>
 800b224:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b228:	2b47      	cmp	r3, #71	; 0x47
 800b22a:	4680      	mov	r8, r0
 800b22c:	d109      	bne.n	800b242 <_printf_float+0x126>
 800b22e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b230:	1cd8      	adds	r0, r3, #3
 800b232:	db02      	blt.n	800b23a <_printf_float+0x11e>
 800b234:	6862      	ldr	r2, [r4, #4]
 800b236:	4293      	cmp	r3, r2
 800b238:	dd47      	ble.n	800b2ca <_printf_float+0x1ae>
 800b23a:	f1aa 0a02 	sub.w	sl, sl, #2
 800b23e:	fa5f fa8a 	uxtb.w	sl, sl
 800b242:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b246:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b248:	d824      	bhi.n	800b294 <_printf_float+0x178>
 800b24a:	3901      	subs	r1, #1
 800b24c:	4652      	mov	r2, sl
 800b24e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b252:	9109      	str	r1, [sp, #36]	; 0x24
 800b254:	f7ff ff2f 	bl	800b0b6 <__exponent>
 800b258:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b25a:	1813      	adds	r3, r2, r0
 800b25c:	2a01      	cmp	r2, #1
 800b25e:	4681      	mov	r9, r0
 800b260:	6123      	str	r3, [r4, #16]
 800b262:	dc02      	bgt.n	800b26a <_printf_float+0x14e>
 800b264:	6822      	ldr	r2, [r4, #0]
 800b266:	07d1      	lsls	r1, r2, #31
 800b268:	d501      	bpl.n	800b26e <_printf_float+0x152>
 800b26a:	3301      	adds	r3, #1
 800b26c:	6123      	str	r3, [r4, #16]
 800b26e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b272:	2b00      	cmp	r3, #0
 800b274:	d0a5      	beq.n	800b1c2 <_printf_float+0xa6>
 800b276:	232d      	movs	r3, #45	; 0x2d
 800b278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b27c:	e7a1      	b.n	800b1c2 <_printf_float+0xa6>
 800b27e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b282:	f000 8177 	beq.w	800b574 <_printf_float+0x458>
 800b286:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b28a:	d1bb      	bne.n	800b204 <_printf_float+0xe8>
 800b28c:	2900      	cmp	r1, #0
 800b28e:	d1b9      	bne.n	800b204 <_printf_float+0xe8>
 800b290:	2301      	movs	r3, #1
 800b292:	e7b6      	b.n	800b202 <_printf_float+0xe6>
 800b294:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b298:	d119      	bne.n	800b2ce <_printf_float+0x1b2>
 800b29a:	2900      	cmp	r1, #0
 800b29c:	6863      	ldr	r3, [r4, #4]
 800b29e:	dd0c      	ble.n	800b2ba <_printf_float+0x19e>
 800b2a0:	6121      	str	r1, [r4, #16]
 800b2a2:	b913      	cbnz	r3, 800b2aa <_printf_float+0x18e>
 800b2a4:	6822      	ldr	r2, [r4, #0]
 800b2a6:	07d2      	lsls	r2, r2, #31
 800b2a8:	d502      	bpl.n	800b2b0 <_printf_float+0x194>
 800b2aa:	3301      	adds	r3, #1
 800b2ac:	440b      	add	r3, r1
 800b2ae:	6123      	str	r3, [r4, #16]
 800b2b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2b2:	65a3      	str	r3, [r4, #88]	; 0x58
 800b2b4:	f04f 0900 	mov.w	r9, #0
 800b2b8:	e7d9      	b.n	800b26e <_printf_float+0x152>
 800b2ba:	b913      	cbnz	r3, 800b2c2 <_printf_float+0x1a6>
 800b2bc:	6822      	ldr	r2, [r4, #0]
 800b2be:	07d0      	lsls	r0, r2, #31
 800b2c0:	d501      	bpl.n	800b2c6 <_printf_float+0x1aa>
 800b2c2:	3302      	adds	r3, #2
 800b2c4:	e7f3      	b.n	800b2ae <_printf_float+0x192>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e7f1      	b.n	800b2ae <_printf_float+0x192>
 800b2ca:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b2ce:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	db05      	blt.n	800b2e2 <_printf_float+0x1c6>
 800b2d6:	6822      	ldr	r2, [r4, #0]
 800b2d8:	6123      	str	r3, [r4, #16]
 800b2da:	07d1      	lsls	r1, r2, #31
 800b2dc:	d5e8      	bpl.n	800b2b0 <_printf_float+0x194>
 800b2de:	3301      	adds	r3, #1
 800b2e0:	e7e5      	b.n	800b2ae <_printf_float+0x192>
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	bfd4      	ite	le
 800b2e6:	f1c3 0302 	rsble	r3, r3, #2
 800b2ea:	2301      	movgt	r3, #1
 800b2ec:	4413      	add	r3, r2
 800b2ee:	e7de      	b.n	800b2ae <_printf_float+0x192>
 800b2f0:	6823      	ldr	r3, [r4, #0]
 800b2f2:	055a      	lsls	r2, r3, #21
 800b2f4:	d407      	bmi.n	800b306 <_printf_float+0x1ea>
 800b2f6:	6923      	ldr	r3, [r4, #16]
 800b2f8:	4642      	mov	r2, r8
 800b2fa:	4631      	mov	r1, r6
 800b2fc:	4628      	mov	r0, r5
 800b2fe:	47b8      	blx	r7
 800b300:	3001      	adds	r0, #1
 800b302:	d12b      	bne.n	800b35c <_printf_float+0x240>
 800b304:	e767      	b.n	800b1d6 <_printf_float+0xba>
 800b306:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b30a:	f240 80dc 	bls.w	800b4c6 <_printf_float+0x3aa>
 800b30e:	2200      	movs	r2, #0
 800b310:	2300      	movs	r3, #0
 800b312:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b316:	f7f5 fb83 	bl	8000a20 <__aeabi_dcmpeq>
 800b31a:	2800      	cmp	r0, #0
 800b31c:	d033      	beq.n	800b386 <_printf_float+0x26a>
 800b31e:	2301      	movs	r3, #1
 800b320:	4a41      	ldr	r2, [pc, #260]	; (800b428 <_printf_float+0x30c>)
 800b322:	4631      	mov	r1, r6
 800b324:	4628      	mov	r0, r5
 800b326:	47b8      	blx	r7
 800b328:	3001      	adds	r0, #1
 800b32a:	f43f af54 	beq.w	800b1d6 <_printf_float+0xba>
 800b32e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b332:	429a      	cmp	r2, r3
 800b334:	db02      	blt.n	800b33c <_printf_float+0x220>
 800b336:	6823      	ldr	r3, [r4, #0]
 800b338:	07d8      	lsls	r0, r3, #31
 800b33a:	d50f      	bpl.n	800b35c <_printf_float+0x240>
 800b33c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b340:	4631      	mov	r1, r6
 800b342:	4628      	mov	r0, r5
 800b344:	47b8      	blx	r7
 800b346:	3001      	adds	r0, #1
 800b348:	f43f af45 	beq.w	800b1d6 <_printf_float+0xba>
 800b34c:	f04f 0800 	mov.w	r8, #0
 800b350:	f104 091a 	add.w	r9, r4, #26
 800b354:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b356:	3b01      	subs	r3, #1
 800b358:	4543      	cmp	r3, r8
 800b35a:	dc09      	bgt.n	800b370 <_printf_float+0x254>
 800b35c:	6823      	ldr	r3, [r4, #0]
 800b35e:	079b      	lsls	r3, r3, #30
 800b360:	f100 8103 	bmi.w	800b56a <_printf_float+0x44e>
 800b364:	68e0      	ldr	r0, [r4, #12]
 800b366:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b368:	4298      	cmp	r0, r3
 800b36a:	bfb8      	it	lt
 800b36c:	4618      	movlt	r0, r3
 800b36e:	e734      	b.n	800b1da <_printf_float+0xbe>
 800b370:	2301      	movs	r3, #1
 800b372:	464a      	mov	r2, r9
 800b374:	4631      	mov	r1, r6
 800b376:	4628      	mov	r0, r5
 800b378:	47b8      	blx	r7
 800b37a:	3001      	adds	r0, #1
 800b37c:	f43f af2b 	beq.w	800b1d6 <_printf_float+0xba>
 800b380:	f108 0801 	add.w	r8, r8, #1
 800b384:	e7e6      	b.n	800b354 <_printf_float+0x238>
 800b386:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b388:	2b00      	cmp	r3, #0
 800b38a:	dc2b      	bgt.n	800b3e4 <_printf_float+0x2c8>
 800b38c:	2301      	movs	r3, #1
 800b38e:	4a26      	ldr	r2, [pc, #152]	; (800b428 <_printf_float+0x30c>)
 800b390:	4631      	mov	r1, r6
 800b392:	4628      	mov	r0, r5
 800b394:	47b8      	blx	r7
 800b396:	3001      	adds	r0, #1
 800b398:	f43f af1d 	beq.w	800b1d6 <_printf_float+0xba>
 800b39c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b39e:	b923      	cbnz	r3, 800b3aa <_printf_float+0x28e>
 800b3a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3a2:	b913      	cbnz	r3, 800b3aa <_printf_float+0x28e>
 800b3a4:	6823      	ldr	r3, [r4, #0]
 800b3a6:	07d9      	lsls	r1, r3, #31
 800b3a8:	d5d8      	bpl.n	800b35c <_printf_float+0x240>
 800b3aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3ae:	4631      	mov	r1, r6
 800b3b0:	4628      	mov	r0, r5
 800b3b2:	47b8      	blx	r7
 800b3b4:	3001      	adds	r0, #1
 800b3b6:	f43f af0e 	beq.w	800b1d6 <_printf_float+0xba>
 800b3ba:	f04f 0900 	mov.w	r9, #0
 800b3be:	f104 0a1a 	add.w	sl, r4, #26
 800b3c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3c4:	425b      	negs	r3, r3
 800b3c6:	454b      	cmp	r3, r9
 800b3c8:	dc01      	bgt.n	800b3ce <_printf_float+0x2b2>
 800b3ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3cc:	e794      	b.n	800b2f8 <_printf_float+0x1dc>
 800b3ce:	2301      	movs	r3, #1
 800b3d0:	4652      	mov	r2, sl
 800b3d2:	4631      	mov	r1, r6
 800b3d4:	4628      	mov	r0, r5
 800b3d6:	47b8      	blx	r7
 800b3d8:	3001      	adds	r0, #1
 800b3da:	f43f aefc 	beq.w	800b1d6 <_printf_float+0xba>
 800b3de:	f109 0901 	add.w	r9, r9, #1
 800b3e2:	e7ee      	b.n	800b3c2 <_printf_float+0x2a6>
 800b3e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b3e8:	429a      	cmp	r2, r3
 800b3ea:	bfa8      	it	ge
 800b3ec:	461a      	movge	r2, r3
 800b3ee:	2a00      	cmp	r2, #0
 800b3f0:	4691      	mov	r9, r2
 800b3f2:	dd07      	ble.n	800b404 <_printf_float+0x2e8>
 800b3f4:	4613      	mov	r3, r2
 800b3f6:	4631      	mov	r1, r6
 800b3f8:	4642      	mov	r2, r8
 800b3fa:	4628      	mov	r0, r5
 800b3fc:	47b8      	blx	r7
 800b3fe:	3001      	adds	r0, #1
 800b400:	f43f aee9 	beq.w	800b1d6 <_printf_float+0xba>
 800b404:	f104 031a 	add.w	r3, r4, #26
 800b408:	f04f 0b00 	mov.w	fp, #0
 800b40c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b410:	9306      	str	r3, [sp, #24]
 800b412:	e015      	b.n	800b440 <_printf_float+0x324>
 800b414:	7fefffff 	.word	0x7fefffff
 800b418:	080152cc 	.word	0x080152cc
 800b41c:	080152c8 	.word	0x080152c8
 800b420:	080152d4 	.word	0x080152d4
 800b424:	080152d0 	.word	0x080152d0
 800b428:	080152d8 	.word	0x080152d8
 800b42c:	2301      	movs	r3, #1
 800b42e:	9a06      	ldr	r2, [sp, #24]
 800b430:	4631      	mov	r1, r6
 800b432:	4628      	mov	r0, r5
 800b434:	47b8      	blx	r7
 800b436:	3001      	adds	r0, #1
 800b438:	f43f aecd 	beq.w	800b1d6 <_printf_float+0xba>
 800b43c:	f10b 0b01 	add.w	fp, fp, #1
 800b440:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b444:	ebaa 0309 	sub.w	r3, sl, r9
 800b448:	455b      	cmp	r3, fp
 800b44a:	dcef      	bgt.n	800b42c <_printf_float+0x310>
 800b44c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b450:	429a      	cmp	r2, r3
 800b452:	44d0      	add	r8, sl
 800b454:	db15      	blt.n	800b482 <_printf_float+0x366>
 800b456:	6823      	ldr	r3, [r4, #0]
 800b458:	07da      	lsls	r2, r3, #31
 800b45a:	d412      	bmi.n	800b482 <_printf_float+0x366>
 800b45c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b45e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b460:	eba3 020a 	sub.w	r2, r3, sl
 800b464:	eba3 0a01 	sub.w	sl, r3, r1
 800b468:	4592      	cmp	sl, r2
 800b46a:	bfa8      	it	ge
 800b46c:	4692      	movge	sl, r2
 800b46e:	f1ba 0f00 	cmp.w	sl, #0
 800b472:	dc0e      	bgt.n	800b492 <_printf_float+0x376>
 800b474:	f04f 0800 	mov.w	r8, #0
 800b478:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b47c:	f104 091a 	add.w	r9, r4, #26
 800b480:	e019      	b.n	800b4b6 <_printf_float+0x39a>
 800b482:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b486:	4631      	mov	r1, r6
 800b488:	4628      	mov	r0, r5
 800b48a:	47b8      	blx	r7
 800b48c:	3001      	adds	r0, #1
 800b48e:	d1e5      	bne.n	800b45c <_printf_float+0x340>
 800b490:	e6a1      	b.n	800b1d6 <_printf_float+0xba>
 800b492:	4653      	mov	r3, sl
 800b494:	4642      	mov	r2, r8
 800b496:	4631      	mov	r1, r6
 800b498:	4628      	mov	r0, r5
 800b49a:	47b8      	blx	r7
 800b49c:	3001      	adds	r0, #1
 800b49e:	d1e9      	bne.n	800b474 <_printf_float+0x358>
 800b4a0:	e699      	b.n	800b1d6 <_printf_float+0xba>
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	464a      	mov	r2, r9
 800b4a6:	4631      	mov	r1, r6
 800b4a8:	4628      	mov	r0, r5
 800b4aa:	47b8      	blx	r7
 800b4ac:	3001      	adds	r0, #1
 800b4ae:	f43f ae92 	beq.w	800b1d6 <_printf_float+0xba>
 800b4b2:	f108 0801 	add.w	r8, r8, #1
 800b4b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4ba:	1a9b      	subs	r3, r3, r2
 800b4bc:	eba3 030a 	sub.w	r3, r3, sl
 800b4c0:	4543      	cmp	r3, r8
 800b4c2:	dcee      	bgt.n	800b4a2 <_printf_float+0x386>
 800b4c4:	e74a      	b.n	800b35c <_printf_float+0x240>
 800b4c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4c8:	2a01      	cmp	r2, #1
 800b4ca:	dc01      	bgt.n	800b4d0 <_printf_float+0x3b4>
 800b4cc:	07db      	lsls	r3, r3, #31
 800b4ce:	d53a      	bpl.n	800b546 <_printf_float+0x42a>
 800b4d0:	2301      	movs	r3, #1
 800b4d2:	4642      	mov	r2, r8
 800b4d4:	4631      	mov	r1, r6
 800b4d6:	4628      	mov	r0, r5
 800b4d8:	47b8      	blx	r7
 800b4da:	3001      	adds	r0, #1
 800b4dc:	f43f ae7b 	beq.w	800b1d6 <_printf_float+0xba>
 800b4e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4e4:	4631      	mov	r1, r6
 800b4e6:	4628      	mov	r0, r5
 800b4e8:	47b8      	blx	r7
 800b4ea:	3001      	adds	r0, #1
 800b4ec:	f108 0801 	add.w	r8, r8, #1
 800b4f0:	f43f ae71 	beq.w	800b1d6 <_printf_float+0xba>
 800b4f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	f103 3aff 	add.w	sl, r3, #4294967295
 800b4fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b500:	2300      	movs	r3, #0
 800b502:	f7f5 fa8d 	bl	8000a20 <__aeabi_dcmpeq>
 800b506:	b9c8      	cbnz	r0, 800b53c <_printf_float+0x420>
 800b508:	4653      	mov	r3, sl
 800b50a:	4642      	mov	r2, r8
 800b50c:	4631      	mov	r1, r6
 800b50e:	4628      	mov	r0, r5
 800b510:	47b8      	blx	r7
 800b512:	3001      	adds	r0, #1
 800b514:	d10e      	bne.n	800b534 <_printf_float+0x418>
 800b516:	e65e      	b.n	800b1d6 <_printf_float+0xba>
 800b518:	2301      	movs	r3, #1
 800b51a:	4652      	mov	r2, sl
 800b51c:	4631      	mov	r1, r6
 800b51e:	4628      	mov	r0, r5
 800b520:	47b8      	blx	r7
 800b522:	3001      	adds	r0, #1
 800b524:	f43f ae57 	beq.w	800b1d6 <_printf_float+0xba>
 800b528:	f108 0801 	add.w	r8, r8, #1
 800b52c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b52e:	3b01      	subs	r3, #1
 800b530:	4543      	cmp	r3, r8
 800b532:	dcf1      	bgt.n	800b518 <_printf_float+0x3fc>
 800b534:	464b      	mov	r3, r9
 800b536:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b53a:	e6de      	b.n	800b2fa <_printf_float+0x1de>
 800b53c:	f04f 0800 	mov.w	r8, #0
 800b540:	f104 0a1a 	add.w	sl, r4, #26
 800b544:	e7f2      	b.n	800b52c <_printf_float+0x410>
 800b546:	2301      	movs	r3, #1
 800b548:	e7df      	b.n	800b50a <_printf_float+0x3ee>
 800b54a:	2301      	movs	r3, #1
 800b54c:	464a      	mov	r2, r9
 800b54e:	4631      	mov	r1, r6
 800b550:	4628      	mov	r0, r5
 800b552:	47b8      	blx	r7
 800b554:	3001      	adds	r0, #1
 800b556:	f43f ae3e 	beq.w	800b1d6 <_printf_float+0xba>
 800b55a:	f108 0801 	add.w	r8, r8, #1
 800b55e:	68e3      	ldr	r3, [r4, #12]
 800b560:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b562:	1a9b      	subs	r3, r3, r2
 800b564:	4543      	cmp	r3, r8
 800b566:	dcf0      	bgt.n	800b54a <_printf_float+0x42e>
 800b568:	e6fc      	b.n	800b364 <_printf_float+0x248>
 800b56a:	f04f 0800 	mov.w	r8, #0
 800b56e:	f104 0919 	add.w	r9, r4, #25
 800b572:	e7f4      	b.n	800b55e <_printf_float+0x442>
 800b574:	2900      	cmp	r1, #0
 800b576:	f43f ae8b 	beq.w	800b290 <_printf_float+0x174>
 800b57a:	2300      	movs	r3, #0
 800b57c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b580:	ab09      	add	r3, sp, #36	; 0x24
 800b582:	9300      	str	r3, [sp, #0]
 800b584:	ec49 8b10 	vmov	d0, r8, r9
 800b588:	6022      	str	r2, [r4, #0]
 800b58a:	f8cd a004 	str.w	sl, [sp, #4]
 800b58e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b592:	4628      	mov	r0, r5
 800b594:	f7ff fd2e 	bl	800aff4 <__cvt>
 800b598:	4680      	mov	r8, r0
 800b59a:	e648      	b.n	800b22e <_printf_float+0x112>

0800b59c <_printf_common>:
 800b59c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5a0:	4691      	mov	r9, r2
 800b5a2:	461f      	mov	r7, r3
 800b5a4:	688a      	ldr	r2, [r1, #8]
 800b5a6:	690b      	ldr	r3, [r1, #16]
 800b5a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b5ac:	4293      	cmp	r3, r2
 800b5ae:	bfb8      	it	lt
 800b5b0:	4613      	movlt	r3, r2
 800b5b2:	f8c9 3000 	str.w	r3, [r9]
 800b5b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b5ba:	4606      	mov	r6, r0
 800b5bc:	460c      	mov	r4, r1
 800b5be:	b112      	cbz	r2, 800b5c6 <_printf_common+0x2a>
 800b5c0:	3301      	adds	r3, #1
 800b5c2:	f8c9 3000 	str.w	r3, [r9]
 800b5c6:	6823      	ldr	r3, [r4, #0]
 800b5c8:	0699      	lsls	r1, r3, #26
 800b5ca:	bf42      	ittt	mi
 800b5cc:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b5d0:	3302      	addmi	r3, #2
 800b5d2:	f8c9 3000 	strmi.w	r3, [r9]
 800b5d6:	6825      	ldr	r5, [r4, #0]
 800b5d8:	f015 0506 	ands.w	r5, r5, #6
 800b5dc:	d107      	bne.n	800b5ee <_printf_common+0x52>
 800b5de:	f104 0a19 	add.w	sl, r4, #25
 800b5e2:	68e3      	ldr	r3, [r4, #12]
 800b5e4:	f8d9 2000 	ldr.w	r2, [r9]
 800b5e8:	1a9b      	subs	r3, r3, r2
 800b5ea:	42ab      	cmp	r3, r5
 800b5ec:	dc28      	bgt.n	800b640 <_printf_common+0xa4>
 800b5ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b5f2:	6822      	ldr	r2, [r4, #0]
 800b5f4:	3300      	adds	r3, #0
 800b5f6:	bf18      	it	ne
 800b5f8:	2301      	movne	r3, #1
 800b5fa:	0692      	lsls	r2, r2, #26
 800b5fc:	d42d      	bmi.n	800b65a <_printf_common+0xbe>
 800b5fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b602:	4639      	mov	r1, r7
 800b604:	4630      	mov	r0, r6
 800b606:	47c0      	blx	r8
 800b608:	3001      	adds	r0, #1
 800b60a:	d020      	beq.n	800b64e <_printf_common+0xb2>
 800b60c:	6823      	ldr	r3, [r4, #0]
 800b60e:	68e5      	ldr	r5, [r4, #12]
 800b610:	f8d9 2000 	ldr.w	r2, [r9]
 800b614:	f003 0306 	and.w	r3, r3, #6
 800b618:	2b04      	cmp	r3, #4
 800b61a:	bf08      	it	eq
 800b61c:	1aad      	subeq	r5, r5, r2
 800b61e:	68a3      	ldr	r3, [r4, #8]
 800b620:	6922      	ldr	r2, [r4, #16]
 800b622:	bf0c      	ite	eq
 800b624:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b628:	2500      	movne	r5, #0
 800b62a:	4293      	cmp	r3, r2
 800b62c:	bfc4      	itt	gt
 800b62e:	1a9b      	subgt	r3, r3, r2
 800b630:	18ed      	addgt	r5, r5, r3
 800b632:	f04f 0900 	mov.w	r9, #0
 800b636:	341a      	adds	r4, #26
 800b638:	454d      	cmp	r5, r9
 800b63a:	d11a      	bne.n	800b672 <_printf_common+0xd6>
 800b63c:	2000      	movs	r0, #0
 800b63e:	e008      	b.n	800b652 <_printf_common+0xb6>
 800b640:	2301      	movs	r3, #1
 800b642:	4652      	mov	r2, sl
 800b644:	4639      	mov	r1, r7
 800b646:	4630      	mov	r0, r6
 800b648:	47c0      	blx	r8
 800b64a:	3001      	adds	r0, #1
 800b64c:	d103      	bne.n	800b656 <_printf_common+0xba>
 800b64e:	f04f 30ff 	mov.w	r0, #4294967295
 800b652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b656:	3501      	adds	r5, #1
 800b658:	e7c3      	b.n	800b5e2 <_printf_common+0x46>
 800b65a:	18e1      	adds	r1, r4, r3
 800b65c:	1c5a      	adds	r2, r3, #1
 800b65e:	2030      	movs	r0, #48	; 0x30
 800b660:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b664:	4422      	add	r2, r4
 800b666:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b66a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b66e:	3302      	adds	r3, #2
 800b670:	e7c5      	b.n	800b5fe <_printf_common+0x62>
 800b672:	2301      	movs	r3, #1
 800b674:	4622      	mov	r2, r4
 800b676:	4639      	mov	r1, r7
 800b678:	4630      	mov	r0, r6
 800b67a:	47c0      	blx	r8
 800b67c:	3001      	adds	r0, #1
 800b67e:	d0e6      	beq.n	800b64e <_printf_common+0xb2>
 800b680:	f109 0901 	add.w	r9, r9, #1
 800b684:	e7d8      	b.n	800b638 <_printf_common+0x9c>
	...

0800b688 <_sbrk_r>:
 800b688:	b538      	push	{r3, r4, r5, lr}
 800b68a:	4c06      	ldr	r4, [pc, #24]	; (800b6a4 <_sbrk_r+0x1c>)
 800b68c:	2300      	movs	r3, #0
 800b68e:	4605      	mov	r5, r0
 800b690:	4608      	mov	r0, r1
 800b692:	6023      	str	r3, [r4, #0]
 800b694:	f7f6 fcac 	bl	8001ff0 <_sbrk>
 800b698:	1c43      	adds	r3, r0, #1
 800b69a:	d102      	bne.n	800b6a2 <_sbrk_r+0x1a>
 800b69c:	6823      	ldr	r3, [r4, #0]
 800b69e:	b103      	cbz	r3, 800b6a2 <_sbrk_r+0x1a>
 800b6a0:	602b      	str	r3, [r5, #0]
 800b6a2:	bd38      	pop	{r3, r4, r5, pc}
 800b6a4:	20003b5c 	.word	0x20003b5c

0800b6a8 <quorem>:
 800b6a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ac:	6903      	ldr	r3, [r0, #16]
 800b6ae:	690c      	ldr	r4, [r1, #16]
 800b6b0:	42a3      	cmp	r3, r4
 800b6b2:	4680      	mov	r8, r0
 800b6b4:	f2c0 8082 	blt.w	800b7bc <quorem+0x114>
 800b6b8:	3c01      	subs	r4, #1
 800b6ba:	f101 0714 	add.w	r7, r1, #20
 800b6be:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800b6c2:	f100 0614 	add.w	r6, r0, #20
 800b6c6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800b6ca:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800b6ce:	eb06 030c 	add.w	r3, r6, ip
 800b6d2:	3501      	adds	r5, #1
 800b6d4:	eb07 090c 	add.w	r9, r7, ip
 800b6d8:	9301      	str	r3, [sp, #4]
 800b6da:	fbb0 f5f5 	udiv	r5, r0, r5
 800b6de:	b395      	cbz	r5, 800b746 <quorem+0x9e>
 800b6e0:	f04f 0a00 	mov.w	sl, #0
 800b6e4:	4638      	mov	r0, r7
 800b6e6:	46b6      	mov	lr, r6
 800b6e8:	46d3      	mov	fp, sl
 800b6ea:	f850 2b04 	ldr.w	r2, [r0], #4
 800b6ee:	b293      	uxth	r3, r2
 800b6f0:	fb05 a303 	mla	r3, r5, r3, sl
 800b6f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b6f8:	b29b      	uxth	r3, r3
 800b6fa:	ebab 0303 	sub.w	r3, fp, r3
 800b6fe:	0c12      	lsrs	r2, r2, #16
 800b700:	f8de b000 	ldr.w	fp, [lr]
 800b704:	fb05 a202 	mla	r2, r5, r2, sl
 800b708:	fa13 f38b 	uxtah	r3, r3, fp
 800b70c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800b710:	fa1f fb82 	uxth.w	fp, r2
 800b714:	f8de 2000 	ldr.w	r2, [lr]
 800b718:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800b71c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b720:	b29b      	uxth	r3, r3
 800b722:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b726:	4581      	cmp	r9, r0
 800b728:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800b72c:	f84e 3b04 	str.w	r3, [lr], #4
 800b730:	d2db      	bcs.n	800b6ea <quorem+0x42>
 800b732:	f856 300c 	ldr.w	r3, [r6, ip]
 800b736:	b933      	cbnz	r3, 800b746 <quorem+0x9e>
 800b738:	9b01      	ldr	r3, [sp, #4]
 800b73a:	3b04      	subs	r3, #4
 800b73c:	429e      	cmp	r6, r3
 800b73e:	461a      	mov	r2, r3
 800b740:	d330      	bcc.n	800b7a4 <quorem+0xfc>
 800b742:	f8c8 4010 	str.w	r4, [r8, #16]
 800b746:	4640      	mov	r0, r8
 800b748:	f001 f818 	bl	800c77c <__mcmp>
 800b74c:	2800      	cmp	r0, #0
 800b74e:	db25      	blt.n	800b79c <quorem+0xf4>
 800b750:	3501      	adds	r5, #1
 800b752:	4630      	mov	r0, r6
 800b754:	f04f 0c00 	mov.w	ip, #0
 800b758:	f857 2b04 	ldr.w	r2, [r7], #4
 800b75c:	f8d0 e000 	ldr.w	lr, [r0]
 800b760:	b293      	uxth	r3, r2
 800b762:	ebac 0303 	sub.w	r3, ip, r3
 800b766:	0c12      	lsrs	r2, r2, #16
 800b768:	fa13 f38e 	uxtah	r3, r3, lr
 800b76c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b770:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b774:	b29b      	uxth	r3, r3
 800b776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b77a:	45b9      	cmp	r9, r7
 800b77c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b780:	f840 3b04 	str.w	r3, [r0], #4
 800b784:	d2e8      	bcs.n	800b758 <quorem+0xb0>
 800b786:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800b78a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800b78e:	b92a      	cbnz	r2, 800b79c <quorem+0xf4>
 800b790:	3b04      	subs	r3, #4
 800b792:	429e      	cmp	r6, r3
 800b794:	461a      	mov	r2, r3
 800b796:	d30b      	bcc.n	800b7b0 <quorem+0x108>
 800b798:	f8c8 4010 	str.w	r4, [r8, #16]
 800b79c:	4628      	mov	r0, r5
 800b79e:	b003      	add	sp, #12
 800b7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a4:	6812      	ldr	r2, [r2, #0]
 800b7a6:	3b04      	subs	r3, #4
 800b7a8:	2a00      	cmp	r2, #0
 800b7aa:	d1ca      	bne.n	800b742 <quorem+0x9a>
 800b7ac:	3c01      	subs	r4, #1
 800b7ae:	e7c5      	b.n	800b73c <quorem+0x94>
 800b7b0:	6812      	ldr	r2, [r2, #0]
 800b7b2:	3b04      	subs	r3, #4
 800b7b4:	2a00      	cmp	r2, #0
 800b7b6:	d1ef      	bne.n	800b798 <quorem+0xf0>
 800b7b8:	3c01      	subs	r4, #1
 800b7ba:	e7ea      	b.n	800b792 <quorem+0xea>
 800b7bc:	2000      	movs	r0, #0
 800b7be:	e7ee      	b.n	800b79e <quorem+0xf6>

0800b7c0 <_dtoa_r>:
 800b7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7c4:	ec57 6b10 	vmov	r6, r7, d0
 800b7c8:	b097      	sub	sp, #92	; 0x5c
 800b7ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b7cc:	9106      	str	r1, [sp, #24]
 800b7ce:	4604      	mov	r4, r0
 800b7d0:	920b      	str	r2, [sp, #44]	; 0x2c
 800b7d2:	9312      	str	r3, [sp, #72]	; 0x48
 800b7d4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b7d8:	e9cd 6700 	strd	r6, r7, [sp]
 800b7dc:	b93d      	cbnz	r5, 800b7ee <_dtoa_r+0x2e>
 800b7de:	2010      	movs	r0, #16
 800b7e0:	f7ff fb3c 	bl	800ae5c <malloc>
 800b7e4:	6260      	str	r0, [r4, #36]	; 0x24
 800b7e6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b7ea:	6005      	str	r5, [r0, #0]
 800b7ec:	60c5      	str	r5, [r0, #12]
 800b7ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b7f0:	6819      	ldr	r1, [r3, #0]
 800b7f2:	b151      	cbz	r1, 800b80a <_dtoa_r+0x4a>
 800b7f4:	685a      	ldr	r2, [r3, #4]
 800b7f6:	604a      	str	r2, [r1, #4]
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	4093      	lsls	r3, r2
 800b7fc:	608b      	str	r3, [r1, #8]
 800b7fe:	4620      	mov	r0, r4
 800b800:	f000 fdda 	bl	800c3b8 <_Bfree>
 800b804:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b806:	2200      	movs	r2, #0
 800b808:	601a      	str	r2, [r3, #0]
 800b80a:	1e3b      	subs	r3, r7, #0
 800b80c:	bfbb      	ittet	lt
 800b80e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b812:	9301      	strlt	r3, [sp, #4]
 800b814:	2300      	movge	r3, #0
 800b816:	2201      	movlt	r2, #1
 800b818:	bfac      	ite	ge
 800b81a:	f8c8 3000 	strge.w	r3, [r8]
 800b81e:	f8c8 2000 	strlt.w	r2, [r8]
 800b822:	4baf      	ldr	r3, [pc, #700]	; (800bae0 <_dtoa_r+0x320>)
 800b824:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b828:	ea33 0308 	bics.w	r3, r3, r8
 800b82c:	d114      	bne.n	800b858 <_dtoa_r+0x98>
 800b82e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b830:	f242 730f 	movw	r3, #9999	; 0x270f
 800b834:	6013      	str	r3, [r2, #0]
 800b836:	9b00      	ldr	r3, [sp, #0]
 800b838:	b923      	cbnz	r3, 800b844 <_dtoa_r+0x84>
 800b83a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800b83e:	2800      	cmp	r0, #0
 800b840:	f000 8542 	beq.w	800c2c8 <_dtoa_r+0xb08>
 800b844:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b846:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800baf4 <_dtoa_r+0x334>
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	f000 8544 	beq.w	800c2d8 <_dtoa_r+0xb18>
 800b850:	f10b 0303 	add.w	r3, fp, #3
 800b854:	f000 bd3e 	b.w	800c2d4 <_dtoa_r+0xb14>
 800b858:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b85c:	2200      	movs	r2, #0
 800b85e:	2300      	movs	r3, #0
 800b860:	4630      	mov	r0, r6
 800b862:	4639      	mov	r1, r7
 800b864:	f7f5 f8dc 	bl	8000a20 <__aeabi_dcmpeq>
 800b868:	4681      	mov	r9, r0
 800b86a:	b168      	cbz	r0, 800b888 <_dtoa_r+0xc8>
 800b86c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b86e:	2301      	movs	r3, #1
 800b870:	6013      	str	r3, [r2, #0]
 800b872:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b874:	2b00      	cmp	r3, #0
 800b876:	f000 8524 	beq.w	800c2c2 <_dtoa_r+0xb02>
 800b87a:	4b9a      	ldr	r3, [pc, #616]	; (800bae4 <_dtoa_r+0x324>)
 800b87c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b87e:	f103 3bff 	add.w	fp, r3, #4294967295
 800b882:	6013      	str	r3, [r2, #0]
 800b884:	f000 bd28 	b.w	800c2d8 <_dtoa_r+0xb18>
 800b888:	aa14      	add	r2, sp, #80	; 0x50
 800b88a:	a915      	add	r1, sp, #84	; 0x54
 800b88c:	ec47 6b10 	vmov	d0, r6, r7
 800b890:	4620      	mov	r0, r4
 800b892:	f000 ffea 	bl	800c86a <__d2b>
 800b896:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b89a:	9004      	str	r0, [sp, #16]
 800b89c:	2d00      	cmp	r5, #0
 800b89e:	d07c      	beq.n	800b99a <_dtoa_r+0x1da>
 800b8a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8a4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800b8a8:	46b2      	mov	sl, r6
 800b8aa:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800b8ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b8b2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	4b8b      	ldr	r3, [pc, #556]	; (800bae8 <_dtoa_r+0x328>)
 800b8ba:	4650      	mov	r0, sl
 800b8bc:	4659      	mov	r1, fp
 800b8be:	f7f4 fc8f 	bl	80001e0 <__aeabi_dsub>
 800b8c2:	a381      	add	r3, pc, #516	; (adr r3, 800bac8 <_dtoa_r+0x308>)
 800b8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c8:	f7f4 fe42 	bl	8000550 <__aeabi_dmul>
 800b8cc:	a380      	add	r3, pc, #512	; (adr r3, 800bad0 <_dtoa_r+0x310>)
 800b8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d2:	f7f4 fc87 	bl	80001e4 <__adddf3>
 800b8d6:	4606      	mov	r6, r0
 800b8d8:	4628      	mov	r0, r5
 800b8da:	460f      	mov	r7, r1
 800b8dc:	f7f4 fdce 	bl	800047c <__aeabi_i2d>
 800b8e0:	a37d      	add	r3, pc, #500	; (adr r3, 800bad8 <_dtoa_r+0x318>)
 800b8e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e6:	f7f4 fe33 	bl	8000550 <__aeabi_dmul>
 800b8ea:	4602      	mov	r2, r0
 800b8ec:	460b      	mov	r3, r1
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	4639      	mov	r1, r7
 800b8f2:	f7f4 fc77 	bl	80001e4 <__adddf3>
 800b8f6:	4606      	mov	r6, r0
 800b8f8:	460f      	mov	r7, r1
 800b8fa:	f7f5 f8d9 	bl	8000ab0 <__aeabi_d2iz>
 800b8fe:	2200      	movs	r2, #0
 800b900:	4682      	mov	sl, r0
 800b902:	2300      	movs	r3, #0
 800b904:	4630      	mov	r0, r6
 800b906:	4639      	mov	r1, r7
 800b908:	f7f5 f894 	bl	8000a34 <__aeabi_dcmplt>
 800b90c:	b148      	cbz	r0, 800b922 <_dtoa_r+0x162>
 800b90e:	4650      	mov	r0, sl
 800b910:	f7f4 fdb4 	bl	800047c <__aeabi_i2d>
 800b914:	4632      	mov	r2, r6
 800b916:	463b      	mov	r3, r7
 800b918:	f7f5 f882 	bl	8000a20 <__aeabi_dcmpeq>
 800b91c:	b908      	cbnz	r0, 800b922 <_dtoa_r+0x162>
 800b91e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b922:	f1ba 0f16 	cmp.w	sl, #22
 800b926:	d859      	bhi.n	800b9dc <_dtoa_r+0x21c>
 800b928:	4970      	ldr	r1, [pc, #448]	; (800baec <_dtoa_r+0x32c>)
 800b92a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b92e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b932:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b936:	f7f5 f89b 	bl	8000a70 <__aeabi_dcmpgt>
 800b93a:	2800      	cmp	r0, #0
 800b93c:	d050      	beq.n	800b9e0 <_dtoa_r+0x220>
 800b93e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b942:	2300      	movs	r3, #0
 800b944:	930f      	str	r3, [sp, #60]	; 0x3c
 800b946:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b948:	1b5d      	subs	r5, r3, r5
 800b94a:	f1b5 0801 	subs.w	r8, r5, #1
 800b94e:	bf49      	itett	mi
 800b950:	f1c5 0301 	rsbmi	r3, r5, #1
 800b954:	2300      	movpl	r3, #0
 800b956:	9305      	strmi	r3, [sp, #20]
 800b958:	f04f 0800 	movmi.w	r8, #0
 800b95c:	bf58      	it	pl
 800b95e:	9305      	strpl	r3, [sp, #20]
 800b960:	f1ba 0f00 	cmp.w	sl, #0
 800b964:	db3e      	blt.n	800b9e4 <_dtoa_r+0x224>
 800b966:	2300      	movs	r3, #0
 800b968:	44d0      	add	r8, sl
 800b96a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800b96e:	9307      	str	r3, [sp, #28]
 800b970:	9b06      	ldr	r3, [sp, #24]
 800b972:	2b09      	cmp	r3, #9
 800b974:	f200 8090 	bhi.w	800ba98 <_dtoa_r+0x2d8>
 800b978:	2b05      	cmp	r3, #5
 800b97a:	bfc4      	itt	gt
 800b97c:	3b04      	subgt	r3, #4
 800b97e:	9306      	strgt	r3, [sp, #24]
 800b980:	9b06      	ldr	r3, [sp, #24]
 800b982:	f1a3 0302 	sub.w	r3, r3, #2
 800b986:	bfcc      	ite	gt
 800b988:	2500      	movgt	r5, #0
 800b98a:	2501      	movle	r5, #1
 800b98c:	2b03      	cmp	r3, #3
 800b98e:	f200 808f 	bhi.w	800bab0 <_dtoa_r+0x2f0>
 800b992:	e8df f003 	tbb	[pc, r3]
 800b996:	7f7d      	.short	0x7f7d
 800b998:	7131      	.short	0x7131
 800b99a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800b99e:	441d      	add	r5, r3
 800b9a0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800b9a4:	2820      	cmp	r0, #32
 800b9a6:	dd13      	ble.n	800b9d0 <_dtoa_r+0x210>
 800b9a8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800b9ac:	9b00      	ldr	r3, [sp, #0]
 800b9ae:	fa08 f800 	lsl.w	r8, r8, r0
 800b9b2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b9b6:	fa23 f000 	lsr.w	r0, r3, r0
 800b9ba:	ea48 0000 	orr.w	r0, r8, r0
 800b9be:	f7f4 fd4d 	bl	800045c <__aeabi_ui2d>
 800b9c2:	2301      	movs	r3, #1
 800b9c4:	4682      	mov	sl, r0
 800b9c6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800b9ca:	3d01      	subs	r5, #1
 800b9cc:	9313      	str	r3, [sp, #76]	; 0x4c
 800b9ce:	e772      	b.n	800b8b6 <_dtoa_r+0xf6>
 800b9d0:	9b00      	ldr	r3, [sp, #0]
 800b9d2:	f1c0 0020 	rsb	r0, r0, #32
 800b9d6:	fa03 f000 	lsl.w	r0, r3, r0
 800b9da:	e7f0      	b.n	800b9be <_dtoa_r+0x1fe>
 800b9dc:	2301      	movs	r3, #1
 800b9de:	e7b1      	b.n	800b944 <_dtoa_r+0x184>
 800b9e0:	900f      	str	r0, [sp, #60]	; 0x3c
 800b9e2:	e7b0      	b.n	800b946 <_dtoa_r+0x186>
 800b9e4:	9b05      	ldr	r3, [sp, #20]
 800b9e6:	eba3 030a 	sub.w	r3, r3, sl
 800b9ea:	9305      	str	r3, [sp, #20]
 800b9ec:	f1ca 0300 	rsb	r3, sl, #0
 800b9f0:	9307      	str	r3, [sp, #28]
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	930e      	str	r3, [sp, #56]	; 0x38
 800b9f6:	e7bb      	b.n	800b970 <_dtoa_r+0x1b0>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	930a      	str	r3, [sp, #40]	; 0x28
 800b9fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	dd59      	ble.n	800bab6 <_dtoa_r+0x2f6>
 800ba02:	9302      	str	r3, [sp, #8]
 800ba04:	4699      	mov	r9, r3
 800ba06:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ba08:	2200      	movs	r2, #0
 800ba0a:	6072      	str	r2, [r6, #4]
 800ba0c:	2204      	movs	r2, #4
 800ba0e:	f102 0014 	add.w	r0, r2, #20
 800ba12:	4298      	cmp	r0, r3
 800ba14:	6871      	ldr	r1, [r6, #4]
 800ba16:	d953      	bls.n	800bac0 <_dtoa_r+0x300>
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f000 fc99 	bl	800c350 <_Balloc>
 800ba1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba20:	6030      	str	r0, [r6, #0]
 800ba22:	f1b9 0f0e 	cmp.w	r9, #14
 800ba26:	f8d3 b000 	ldr.w	fp, [r3]
 800ba2a:	f200 80e6 	bhi.w	800bbfa <_dtoa_r+0x43a>
 800ba2e:	2d00      	cmp	r5, #0
 800ba30:	f000 80e3 	beq.w	800bbfa <_dtoa_r+0x43a>
 800ba34:	ed9d 7b00 	vldr	d7, [sp]
 800ba38:	f1ba 0f00 	cmp.w	sl, #0
 800ba3c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800ba40:	dd74      	ble.n	800bb2c <_dtoa_r+0x36c>
 800ba42:	4a2a      	ldr	r2, [pc, #168]	; (800baec <_dtoa_r+0x32c>)
 800ba44:	f00a 030f 	and.w	r3, sl, #15
 800ba48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ba4c:	ed93 7b00 	vldr	d7, [r3]
 800ba50:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ba54:	06f0      	lsls	r0, r6, #27
 800ba56:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ba5a:	d565      	bpl.n	800bb28 <_dtoa_r+0x368>
 800ba5c:	4b24      	ldr	r3, [pc, #144]	; (800baf0 <_dtoa_r+0x330>)
 800ba5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ba62:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ba66:	f7f4 fe9d 	bl	80007a4 <__aeabi_ddiv>
 800ba6a:	e9cd 0100 	strd	r0, r1, [sp]
 800ba6e:	f006 060f 	and.w	r6, r6, #15
 800ba72:	2503      	movs	r5, #3
 800ba74:	4f1e      	ldr	r7, [pc, #120]	; (800baf0 <_dtoa_r+0x330>)
 800ba76:	e04c      	b.n	800bb12 <_dtoa_r+0x352>
 800ba78:	2301      	movs	r3, #1
 800ba7a:	930a      	str	r3, [sp, #40]	; 0x28
 800ba7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba7e:	4453      	add	r3, sl
 800ba80:	f103 0901 	add.w	r9, r3, #1
 800ba84:	9302      	str	r3, [sp, #8]
 800ba86:	464b      	mov	r3, r9
 800ba88:	2b01      	cmp	r3, #1
 800ba8a:	bfb8      	it	lt
 800ba8c:	2301      	movlt	r3, #1
 800ba8e:	e7ba      	b.n	800ba06 <_dtoa_r+0x246>
 800ba90:	2300      	movs	r3, #0
 800ba92:	e7b2      	b.n	800b9fa <_dtoa_r+0x23a>
 800ba94:	2300      	movs	r3, #0
 800ba96:	e7f0      	b.n	800ba7a <_dtoa_r+0x2ba>
 800ba98:	2501      	movs	r5, #1
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	9306      	str	r3, [sp, #24]
 800ba9e:	950a      	str	r5, [sp, #40]	; 0x28
 800baa0:	f04f 33ff 	mov.w	r3, #4294967295
 800baa4:	9302      	str	r3, [sp, #8]
 800baa6:	4699      	mov	r9, r3
 800baa8:	2200      	movs	r2, #0
 800baaa:	2312      	movs	r3, #18
 800baac:	920b      	str	r2, [sp, #44]	; 0x2c
 800baae:	e7aa      	b.n	800ba06 <_dtoa_r+0x246>
 800bab0:	2301      	movs	r3, #1
 800bab2:	930a      	str	r3, [sp, #40]	; 0x28
 800bab4:	e7f4      	b.n	800baa0 <_dtoa_r+0x2e0>
 800bab6:	2301      	movs	r3, #1
 800bab8:	9302      	str	r3, [sp, #8]
 800baba:	4699      	mov	r9, r3
 800babc:	461a      	mov	r2, r3
 800babe:	e7f5      	b.n	800baac <_dtoa_r+0x2ec>
 800bac0:	3101      	adds	r1, #1
 800bac2:	6071      	str	r1, [r6, #4]
 800bac4:	0052      	lsls	r2, r2, #1
 800bac6:	e7a2      	b.n	800ba0e <_dtoa_r+0x24e>
 800bac8:	636f4361 	.word	0x636f4361
 800bacc:	3fd287a7 	.word	0x3fd287a7
 800bad0:	8b60c8b3 	.word	0x8b60c8b3
 800bad4:	3fc68a28 	.word	0x3fc68a28
 800bad8:	509f79fb 	.word	0x509f79fb
 800badc:	3fd34413 	.word	0x3fd34413
 800bae0:	7ff00000 	.word	0x7ff00000
 800bae4:	080152d9 	.word	0x080152d9
 800bae8:	3ff80000 	.word	0x3ff80000
 800baec:	08015310 	.word	0x08015310
 800baf0:	080152e8 	.word	0x080152e8
 800baf4:	080152e3 	.word	0x080152e3
 800baf8:	07f1      	lsls	r1, r6, #31
 800bafa:	d508      	bpl.n	800bb0e <_dtoa_r+0x34e>
 800bafc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bb00:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb04:	f7f4 fd24 	bl	8000550 <__aeabi_dmul>
 800bb08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bb0c:	3501      	adds	r5, #1
 800bb0e:	1076      	asrs	r6, r6, #1
 800bb10:	3708      	adds	r7, #8
 800bb12:	2e00      	cmp	r6, #0
 800bb14:	d1f0      	bne.n	800baf8 <_dtoa_r+0x338>
 800bb16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bb1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb1e:	f7f4 fe41 	bl	80007a4 <__aeabi_ddiv>
 800bb22:	e9cd 0100 	strd	r0, r1, [sp]
 800bb26:	e01a      	b.n	800bb5e <_dtoa_r+0x39e>
 800bb28:	2502      	movs	r5, #2
 800bb2a:	e7a3      	b.n	800ba74 <_dtoa_r+0x2b4>
 800bb2c:	f000 80a0 	beq.w	800bc70 <_dtoa_r+0x4b0>
 800bb30:	f1ca 0600 	rsb	r6, sl, #0
 800bb34:	4b9f      	ldr	r3, [pc, #636]	; (800bdb4 <_dtoa_r+0x5f4>)
 800bb36:	4fa0      	ldr	r7, [pc, #640]	; (800bdb8 <_dtoa_r+0x5f8>)
 800bb38:	f006 020f 	and.w	r2, r6, #15
 800bb3c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb44:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bb48:	f7f4 fd02 	bl	8000550 <__aeabi_dmul>
 800bb4c:	e9cd 0100 	strd	r0, r1, [sp]
 800bb50:	1136      	asrs	r6, r6, #4
 800bb52:	2300      	movs	r3, #0
 800bb54:	2502      	movs	r5, #2
 800bb56:	2e00      	cmp	r6, #0
 800bb58:	d17f      	bne.n	800bc5a <_dtoa_r+0x49a>
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d1e1      	bne.n	800bb22 <_dtoa_r+0x362>
 800bb5e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	f000 8087 	beq.w	800bc74 <_dtoa_r+0x4b4>
 800bb66:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bb6a:	2200      	movs	r2, #0
 800bb6c:	4b93      	ldr	r3, [pc, #588]	; (800bdbc <_dtoa_r+0x5fc>)
 800bb6e:	4630      	mov	r0, r6
 800bb70:	4639      	mov	r1, r7
 800bb72:	f7f4 ff5f 	bl	8000a34 <__aeabi_dcmplt>
 800bb76:	2800      	cmp	r0, #0
 800bb78:	d07c      	beq.n	800bc74 <_dtoa_r+0x4b4>
 800bb7a:	f1b9 0f00 	cmp.w	r9, #0
 800bb7e:	d079      	beq.n	800bc74 <_dtoa_r+0x4b4>
 800bb80:	9b02      	ldr	r3, [sp, #8]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	dd35      	ble.n	800bbf2 <_dtoa_r+0x432>
 800bb86:	f10a 33ff 	add.w	r3, sl, #4294967295
 800bb8a:	9308      	str	r3, [sp, #32]
 800bb8c:	4639      	mov	r1, r7
 800bb8e:	2200      	movs	r2, #0
 800bb90:	4b8b      	ldr	r3, [pc, #556]	; (800bdc0 <_dtoa_r+0x600>)
 800bb92:	4630      	mov	r0, r6
 800bb94:	f7f4 fcdc 	bl	8000550 <__aeabi_dmul>
 800bb98:	e9cd 0100 	strd	r0, r1, [sp]
 800bb9c:	9f02      	ldr	r7, [sp, #8]
 800bb9e:	3501      	adds	r5, #1
 800bba0:	4628      	mov	r0, r5
 800bba2:	f7f4 fc6b 	bl	800047c <__aeabi_i2d>
 800bba6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bbaa:	f7f4 fcd1 	bl	8000550 <__aeabi_dmul>
 800bbae:	2200      	movs	r2, #0
 800bbb0:	4b84      	ldr	r3, [pc, #528]	; (800bdc4 <_dtoa_r+0x604>)
 800bbb2:	f7f4 fb17 	bl	80001e4 <__adddf3>
 800bbb6:	4605      	mov	r5, r0
 800bbb8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800bbbc:	2f00      	cmp	r7, #0
 800bbbe:	d15d      	bne.n	800bc7c <_dtoa_r+0x4bc>
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	4b81      	ldr	r3, [pc, #516]	; (800bdc8 <_dtoa_r+0x608>)
 800bbc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bbc8:	f7f4 fb0a 	bl	80001e0 <__aeabi_dsub>
 800bbcc:	462a      	mov	r2, r5
 800bbce:	4633      	mov	r3, r6
 800bbd0:	e9cd 0100 	strd	r0, r1, [sp]
 800bbd4:	f7f4 ff4c 	bl	8000a70 <__aeabi_dcmpgt>
 800bbd8:	2800      	cmp	r0, #0
 800bbda:	f040 8288 	bne.w	800c0ee <_dtoa_r+0x92e>
 800bbde:	462a      	mov	r2, r5
 800bbe0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800bbe4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bbe8:	f7f4 ff24 	bl	8000a34 <__aeabi_dcmplt>
 800bbec:	2800      	cmp	r0, #0
 800bbee:	f040 827c 	bne.w	800c0ea <_dtoa_r+0x92a>
 800bbf2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bbf6:	e9cd 2300 	strd	r2, r3, [sp]
 800bbfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	f2c0 8150 	blt.w	800bea2 <_dtoa_r+0x6e2>
 800bc02:	f1ba 0f0e 	cmp.w	sl, #14
 800bc06:	f300 814c 	bgt.w	800bea2 <_dtoa_r+0x6e2>
 800bc0a:	4b6a      	ldr	r3, [pc, #424]	; (800bdb4 <_dtoa_r+0x5f4>)
 800bc0c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bc10:	ed93 7b00 	vldr	d7, [r3]
 800bc14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bc1c:	f280 80d8 	bge.w	800bdd0 <_dtoa_r+0x610>
 800bc20:	f1b9 0f00 	cmp.w	r9, #0
 800bc24:	f300 80d4 	bgt.w	800bdd0 <_dtoa_r+0x610>
 800bc28:	f040 825e 	bne.w	800c0e8 <_dtoa_r+0x928>
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	4b66      	ldr	r3, [pc, #408]	; (800bdc8 <_dtoa_r+0x608>)
 800bc30:	ec51 0b17 	vmov	r0, r1, d7
 800bc34:	f7f4 fc8c 	bl	8000550 <__aeabi_dmul>
 800bc38:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc3c:	f7f4 ff0e 	bl	8000a5c <__aeabi_dcmpge>
 800bc40:	464f      	mov	r7, r9
 800bc42:	464e      	mov	r6, r9
 800bc44:	2800      	cmp	r0, #0
 800bc46:	f040 8234 	bne.w	800c0b2 <_dtoa_r+0x8f2>
 800bc4a:	2331      	movs	r3, #49	; 0x31
 800bc4c:	f10b 0501 	add.w	r5, fp, #1
 800bc50:	f88b 3000 	strb.w	r3, [fp]
 800bc54:	f10a 0a01 	add.w	sl, sl, #1
 800bc58:	e22f      	b.n	800c0ba <_dtoa_r+0x8fa>
 800bc5a:	07f2      	lsls	r2, r6, #31
 800bc5c:	d505      	bpl.n	800bc6a <_dtoa_r+0x4aa>
 800bc5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc62:	f7f4 fc75 	bl	8000550 <__aeabi_dmul>
 800bc66:	3501      	adds	r5, #1
 800bc68:	2301      	movs	r3, #1
 800bc6a:	1076      	asrs	r6, r6, #1
 800bc6c:	3708      	adds	r7, #8
 800bc6e:	e772      	b.n	800bb56 <_dtoa_r+0x396>
 800bc70:	2502      	movs	r5, #2
 800bc72:	e774      	b.n	800bb5e <_dtoa_r+0x39e>
 800bc74:	f8cd a020 	str.w	sl, [sp, #32]
 800bc78:	464f      	mov	r7, r9
 800bc7a:	e791      	b.n	800bba0 <_dtoa_r+0x3e0>
 800bc7c:	4b4d      	ldr	r3, [pc, #308]	; (800bdb4 <_dtoa_r+0x5f4>)
 800bc7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bc82:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800bc86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d047      	beq.n	800bd1c <_dtoa_r+0x55c>
 800bc8c:	4602      	mov	r2, r0
 800bc8e:	460b      	mov	r3, r1
 800bc90:	2000      	movs	r0, #0
 800bc92:	494e      	ldr	r1, [pc, #312]	; (800bdcc <_dtoa_r+0x60c>)
 800bc94:	f7f4 fd86 	bl	80007a4 <__aeabi_ddiv>
 800bc98:	462a      	mov	r2, r5
 800bc9a:	4633      	mov	r3, r6
 800bc9c:	f7f4 faa0 	bl	80001e0 <__aeabi_dsub>
 800bca0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800bca4:	465d      	mov	r5, fp
 800bca6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcaa:	f7f4 ff01 	bl	8000ab0 <__aeabi_d2iz>
 800bcae:	4606      	mov	r6, r0
 800bcb0:	f7f4 fbe4 	bl	800047c <__aeabi_i2d>
 800bcb4:	4602      	mov	r2, r0
 800bcb6:	460b      	mov	r3, r1
 800bcb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bcbc:	f7f4 fa90 	bl	80001e0 <__aeabi_dsub>
 800bcc0:	3630      	adds	r6, #48	; 0x30
 800bcc2:	f805 6b01 	strb.w	r6, [r5], #1
 800bcc6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bcca:	e9cd 0100 	strd	r0, r1, [sp]
 800bcce:	f7f4 feb1 	bl	8000a34 <__aeabi_dcmplt>
 800bcd2:	2800      	cmp	r0, #0
 800bcd4:	d163      	bne.n	800bd9e <_dtoa_r+0x5de>
 800bcd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcda:	2000      	movs	r0, #0
 800bcdc:	4937      	ldr	r1, [pc, #220]	; (800bdbc <_dtoa_r+0x5fc>)
 800bcde:	f7f4 fa7f 	bl	80001e0 <__aeabi_dsub>
 800bce2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bce6:	f7f4 fea5 	bl	8000a34 <__aeabi_dcmplt>
 800bcea:	2800      	cmp	r0, #0
 800bcec:	f040 80b7 	bne.w	800be5e <_dtoa_r+0x69e>
 800bcf0:	eba5 030b 	sub.w	r3, r5, fp
 800bcf4:	429f      	cmp	r7, r3
 800bcf6:	f77f af7c 	ble.w	800bbf2 <_dtoa_r+0x432>
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	4b30      	ldr	r3, [pc, #192]	; (800bdc0 <_dtoa_r+0x600>)
 800bcfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bd02:	f7f4 fc25 	bl	8000550 <__aeabi_dmul>
 800bd06:	2200      	movs	r2, #0
 800bd08:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800bd0c:	4b2c      	ldr	r3, [pc, #176]	; (800bdc0 <_dtoa_r+0x600>)
 800bd0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd12:	f7f4 fc1d 	bl	8000550 <__aeabi_dmul>
 800bd16:	e9cd 0100 	strd	r0, r1, [sp]
 800bd1a:	e7c4      	b.n	800bca6 <_dtoa_r+0x4e6>
 800bd1c:	462a      	mov	r2, r5
 800bd1e:	4633      	mov	r3, r6
 800bd20:	f7f4 fc16 	bl	8000550 <__aeabi_dmul>
 800bd24:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800bd28:	eb0b 0507 	add.w	r5, fp, r7
 800bd2c:	465e      	mov	r6, fp
 800bd2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd32:	f7f4 febd 	bl	8000ab0 <__aeabi_d2iz>
 800bd36:	4607      	mov	r7, r0
 800bd38:	f7f4 fba0 	bl	800047c <__aeabi_i2d>
 800bd3c:	3730      	adds	r7, #48	; 0x30
 800bd3e:	4602      	mov	r2, r0
 800bd40:	460b      	mov	r3, r1
 800bd42:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd46:	f7f4 fa4b 	bl	80001e0 <__aeabi_dsub>
 800bd4a:	f806 7b01 	strb.w	r7, [r6], #1
 800bd4e:	42ae      	cmp	r6, r5
 800bd50:	e9cd 0100 	strd	r0, r1, [sp]
 800bd54:	f04f 0200 	mov.w	r2, #0
 800bd58:	d126      	bne.n	800bda8 <_dtoa_r+0x5e8>
 800bd5a:	4b1c      	ldr	r3, [pc, #112]	; (800bdcc <_dtoa_r+0x60c>)
 800bd5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bd60:	f7f4 fa40 	bl	80001e4 <__adddf3>
 800bd64:	4602      	mov	r2, r0
 800bd66:	460b      	mov	r3, r1
 800bd68:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd6c:	f7f4 fe80 	bl	8000a70 <__aeabi_dcmpgt>
 800bd70:	2800      	cmp	r0, #0
 800bd72:	d174      	bne.n	800be5e <_dtoa_r+0x69e>
 800bd74:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bd78:	2000      	movs	r0, #0
 800bd7a:	4914      	ldr	r1, [pc, #80]	; (800bdcc <_dtoa_r+0x60c>)
 800bd7c:	f7f4 fa30 	bl	80001e0 <__aeabi_dsub>
 800bd80:	4602      	mov	r2, r0
 800bd82:	460b      	mov	r3, r1
 800bd84:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd88:	f7f4 fe54 	bl	8000a34 <__aeabi_dcmplt>
 800bd8c:	2800      	cmp	r0, #0
 800bd8e:	f43f af30 	beq.w	800bbf2 <_dtoa_r+0x432>
 800bd92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bd96:	2b30      	cmp	r3, #48	; 0x30
 800bd98:	f105 32ff 	add.w	r2, r5, #4294967295
 800bd9c:	d002      	beq.n	800bda4 <_dtoa_r+0x5e4>
 800bd9e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bda2:	e04a      	b.n	800be3a <_dtoa_r+0x67a>
 800bda4:	4615      	mov	r5, r2
 800bda6:	e7f4      	b.n	800bd92 <_dtoa_r+0x5d2>
 800bda8:	4b05      	ldr	r3, [pc, #20]	; (800bdc0 <_dtoa_r+0x600>)
 800bdaa:	f7f4 fbd1 	bl	8000550 <__aeabi_dmul>
 800bdae:	e9cd 0100 	strd	r0, r1, [sp]
 800bdb2:	e7bc      	b.n	800bd2e <_dtoa_r+0x56e>
 800bdb4:	08015310 	.word	0x08015310
 800bdb8:	080152e8 	.word	0x080152e8
 800bdbc:	3ff00000 	.word	0x3ff00000
 800bdc0:	40240000 	.word	0x40240000
 800bdc4:	401c0000 	.word	0x401c0000
 800bdc8:	40140000 	.word	0x40140000
 800bdcc:	3fe00000 	.word	0x3fe00000
 800bdd0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bdd4:	465d      	mov	r5, fp
 800bdd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bdda:	4630      	mov	r0, r6
 800bddc:	4639      	mov	r1, r7
 800bdde:	f7f4 fce1 	bl	80007a4 <__aeabi_ddiv>
 800bde2:	f7f4 fe65 	bl	8000ab0 <__aeabi_d2iz>
 800bde6:	4680      	mov	r8, r0
 800bde8:	f7f4 fb48 	bl	800047c <__aeabi_i2d>
 800bdec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bdf0:	f7f4 fbae 	bl	8000550 <__aeabi_dmul>
 800bdf4:	4602      	mov	r2, r0
 800bdf6:	460b      	mov	r3, r1
 800bdf8:	4630      	mov	r0, r6
 800bdfa:	4639      	mov	r1, r7
 800bdfc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800be00:	f7f4 f9ee 	bl	80001e0 <__aeabi_dsub>
 800be04:	f805 6b01 	strb.w	r6, [r5], #1
 800be08:	eba5 060b 	sub.w	r6, r5, fp
 800be0c:	45b1      	cmp	r9, r6
 800be0e:	4602      	mov	r2, r0
 800be10:	460b      	mov	r3, r1
 800be12:	d139      	bne.n	800be88 <_dtoa_r+0x6c8>
 800be14:	f7f4 f9e6 	bl	80001e4 <__adddf3>
 800be18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be1c:	4606      	mov	r6, r0
 800be1e:	460f      	mov	r7, r1
 800be20:	f7f4 fe26 	bl	8000a70 <__aeabi_dcmpgt>
 800be24:	b9c8      	cbnz	r0, 800be5a <_dtoa_r+0x69a>
 800be26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be2a:	4630      	mov	r0, r6
 800be2c:	4639      	mov	r1, r7
 800be2e:	f7f4 fdf7 	bl	8000a20 <__aeabi_dcmpeq>
 800be32:	b110      	cbz	r0, 800be3a <_dtoa_r+0x67a>
 800be34:	f018 0f01 	tst.w	r8, #1
 800be38:	d10f      	bne.n	800be5a <_dtoa_r+0x69a>
 800be3a:	9904      	ldr	r1, [sp, #16]
 800be3c:	4620      	mov	r0, r4
 800be3e:	f000 fabb 	bl	800c3b8 <_Bfree>
 800be42:	2300      	movs	r3, #0
 800be44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800be46:	702b      	strb	r3, [r5, #0]
 800be48:	f10a 0301 	add.w	r3, sl, #1
 800be4c:	6013      	str	r3, [r2, #0]
 800be4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be50:	2b00      	cmp	r3, #0
 800be52:	f000 8241 	beq.w	800c2d8 <_dtoa_r+0xb18>
 800be56:	601d      	str	r5, [r3, #0]
 800be58:	e23e      	b.n	800c2d8 <_dtoa_r+0xb18>
 800be5a:	f8cd a020 	str.w	sl, [sp, #32]
 800be5e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800be62:	2a39      	cmp	r2, #57	; 0x39
 800be64:	f105 33ff 	add.w	r3, r5, #4294967295
 800be68:	d108      	bne.n	800be7c <_dtoa_r+0x6bc>
 800be6a:	459b      	cmp	fp, r3
 800be6c:	d10a      	bne.n	800be84 <_dtoa_r+0x6c4>
 800be6e:	9b08      	ldr	r3, [sp, #32]
 800be70:	3301      	adds	r3, #1
 800be72:	9308      	str	r3, [sp, #32]
 800be74:	2330      	movs	r3, #48	; 0x30
 800be76:	f88b 3000 	strb.w	r3, [fp]
 800be7a:	465b      	mov	r3, fp
 800be7c:	781a      	ldrb	r2, [r3, #0]
 800be7e:	3201      	adds	r2, #1
 800be80:	701a      	strb	r2, [r3, #0]
 800be82:	e78c      	b.n	800bd9e <_dtoa_r+0x5de>
 800be84:	461d      	mov	r5, r3
 800be86:	e7ea      	b.n	800be5e <_dtoa_r+0x69e>
 800be88:	2200      	movs	r2, #0
 800be8a:	4b9b      	ldr	r3, [pc, #620]	; (800c0f8 <_dtoa_r+0x938>)
 800be8c:	f7f4 fb60 	bl	8000550 <__aeabi_dmul>
 800be90:	2200      	movs	r2, #0
 800be92:	2300      	movs	r3, #0
 800be94:	4606      	mov	r6, r0
 800be96:	460f      	mov	r7, r1
 800be98:	f7f4 fdc2 	bl	8000a20 <__aeabi_dcmpeq>
 800be9c:	2800      	cmp	r0, #0
 800be9e:	d09a      	beq.n	800bdd6 <_dtoa_r+0x616>
 800bea0:	e7cb      	b.n	800be3a <_dtoa_r+0x67a>
 800bea2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bea4:	2a00      	cmp	r2, #0
 800bea6:	f000 808b 	beq.w	800bfc0 <_dtoa_r+0x800>
 800beaa:	9a06      	ldr	r2, [sp, #24]
 800beac:	2a01      	cmp	r2, #1
 800beae:	dc6e      	bgt.n	800bf8e <_dtoa_r+0x7ce>
 800beb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800beb2:	2a00      	cmp	r2, #0
 800beb4:	d067      	beq.n	800bf86 <_dtoa_r+0x7c6>
 800beb6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800beba:	9f07      	ldr	r7, [sp, #28]
 800bebc:	9d05      	ldr	r5, [sp, #20]
 800bebe:	9a05      	ldr	r2, [sp, #20]
 800bec0:	2101      	movs	r1, #1
 800bec2:	441a      	add	r2, r3
 800bec4:	4620      	mov	r0, r4
 800bec6:	9205      	str	r2, [sp, #20]
 800bec8:	4498      	add	r8, r3
 800beca:	f000 fb15 	bl	800c4f8 <__i2b>
 800bece:	4606      	mov	r6, r0
 800bed0:	2d00      	cmp	r5, #0
 800bed2:	dd0c      	ble.n	800beee <_dtoa_r+0x72e>
 800bed4:	f1b8 0f00 	cmp.w	r8, #0
 800bed8:	dd09      	ble.n	800beee <_dtoa_r+0x72e>
 800beda:	4545      	cmp	r5, r8
 800bedc:	9a05      	ldr	r2, [sp, #20]
 800bede:	462b      	mov	r3, r5
 800bee0:	bfa8      	it	ge
 800bee2:	4643      	movge	r3, r8
 800bee4:	1ad2      	subs	r2, r2, r3
 800bee6:	9205      	str	r2, [sp, #20]
 800bee8:	1aed      	subs	r5, r5, r3
 800beea:	eba8 0803 	sub.w	r8, r8, r3
 800beee:	9b07      	ldr	r3, [sp, #28]
 800bef0:	b1eb      	cbz	r3, 800bf2e <_dtoa_r+0x76e>
 800bef2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d067      	beq.n	800bfc8 <_dtoa_r+0x808>
 800bef8:	b18f      	cbz	r7, 800bf1e <_dtoa_r+0x75e>
 800befa:	4631      	mov	r1, r6
 800befc:	463a      	mov	r2, r7
 800befe:	4620      	mov	r0, r4
 800bf00:	f000 fb9a 	bl	800c638 <__pow5mult>
 800bf04:	9a04      	ldr	r2, [sp, #16]
 800bf06:	4601      	mov	r1, r0
 800bf08:	4606      	mov	r6, r0
 800bf0a:	4620      	mov	r0, r4
 800bf0c:	f000 fafd 	bl	800c50a <__multiply>
 800bf10:	9904      	ldr	r1, [sp, #16]
 800bf12:	9008      	str	r0, [sp, #32]
 800bf14:	4620      	mov	r0, r4
 800bf16:	f000 fa4f 	bl	800c3b8 <_Bfree>
 800bf1a:	9b08      	ldr	r3, [sp, #32]
 800bf1c:	9304      	str	r3, [sp, #16]
 800bf1e:	9b07      	ldr	r3, [sp, #28]
 800bf20:	1bda      	subs	r2, r3, r7
 800bf22:	d004      	beq.n	800bf2e <_dtoa_r+0x76e>
 800bf24:	9904      	ldr	r1, [sp, #16]
 800bf26:	4620      	mov	r0, r4
 800bf28:	f000 fb86 	bl	800c638 <__pow5mult>
 800bf2c:	9004      	str	r0, [sp, #16]
 800bf2e:	2101      	movs	r1, #1
 800bf30:	4620      	mov	r0, r4
 800bf32:	f000 fae1 	bl	800c4f8 <__i2b>
 800bf36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf38:	4607      	mov	r7, r0
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	f000 81d0 	beq.w	800c2e0 <_dtoa_r+0xb20>
 800bf40:	461a      	mov	r2, r3
 800bf42:	4601      	mov	r1, r0
 800bf44:	4620      	mov	r0, r4
 800bf46:	f000 fb77 	bl	800c638 <__pow5mult>
 800bf4a:	9b06      	ldr	r3, [sp, #24]
 800bf4c:	2b01      	cmp	r3, #1
 800bf4e:	4607      	mov	r7, r0
 800bf50:	dc40      	bgt.n	800bfd4 <_dtoa_r+0x814>
 800bf52:	9b00      	ldr	r3, [sp, #0]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d139      	bne.n	800bfcc <_dtoa_r+0x80c>
 800bf58:	9b01      	ldr	r3, [sp, #4]
 800bf5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d136      	bne.n	800bfd0 <_dtoa_r+0x810>
 800bf62:	9b01      	ldr	r3, [sp, #4]
 800bf64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bf68:	0d1b      	lsrs	r3, r3, #20
 800bf6a:	051b      	lsls	r3, r3, #20
 800bf6c:	b12b      	cbz	r3, 800bf7a <_dtoa_r+0x7ba>
 800bf6e:	9b05      	ldr	r3, [sp, #20]
 800bf70:	3301      	adds	r3, #1
 800bf72:	9305      	str	r3, [sp, #20]
 800bf74:	f108 0801 	add.w	r8, r8, #1
 800bf78:	2301      	movs	r3, #1
 800bf7a:	9307      	str	r3, [sp, #28]
 800bf7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d12a      	bne.n	800bfd8 <_dtoa_r+0x818>
 800bf82:	2001      	movs	r0, #1
 800bf84:	e030      	b.n	800bfe8 <_dtoa_r+0x828>
 800bf86:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bf88:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bf8c:	e795      	b.n	800beba <_dtoa_r+0x6fa>
 800bf8e:	9b07      	ldr	r3, [sp, #28]
 800bf90:	f109 37ff 	add.w	r7, r9, #4294967295
 800bf94:	42bb      	cmp	r3, r7
 800bf96:	bfbf      	itttt	lt
 800bf98:	9b07      	ldrlt	r3, [sp, #28]
 800bf9a:	9707      	strlt	r7, [sp, #28]
 800bf9c:	1afa      	sublt	r2, r7, r3
 800bf9e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800bfa0:	bfbb      	ittet	lt
 800bfa2:	189b      	addlt	r3, r3, r2
 800bfa4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800bfa6:	1bdf      	subge	r7, r3, r7
 800bfa8:	2700      	movlt	r7, #0
 800bfaa:	f1b9 0f00 	cmp.w	r9, #0
 800bfae:	bfb5      	itete	lt
 800bfb0:	9b05      	ldrlt	r3, [sp, #20]
 800bfb2:	9d05      	ldrge	r5, [sp, #20]
 800bfb4:	eba3 0509 	sublt.w	r5, r3, r9
 800bfb8:	464b      	movge	r3, r9
 800bfba:	bfb8      	it	lt
 800bfbc:	2300      	movlt	r3, #0
 800bfbe:	e77e      	b.n	800bebe <_dtoa_r+0x6fe>
 800bfc0:	9f07      	ldr	r7, [sp, #28]
 800bfc2:	9d05      	ldr	r5, [sp, #20]
 800bfc4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800bfc6:	e783      	b.n	800bed0 <_dtoa_r+0x710>
 800bfc8:	9a07      	ldr	r2, [sp, #28]
 800bfca:	e7ab      	b.n	800bf24 <_dtoa_r+0x764>
 800bfcc:	2300      	movs	r3, #0
 800bfce:	e7d4      	b.n	800bf7a <_dtoa_r+0x7ba>
 800bfd0:	9b00      	ldr	r3, [sp, #0]
 800bfd2:	e7d2      	b.n	800bf7a <_dtoa_r+0x7ba>
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	9307      	str	r3, [sp, #28]
 800bfd8:	693b      	ldr	r3, [r7, #16]
 800bfda:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800bfde:	6918      	ldr	r0, [r3, #16]
 800bfe0:	f000 fa3c 	bl	800c45c <__hi0bits>
 800bfe4:	f1c0 0020 	rsb	r0, r0, #32
 800bfe8:	4440      	add	r0, r8
 800bfea:	f010 001f 	ands.w	r0, r0, #31
 800bfee:	d047      	beq.n	800c080 <_dtoa_r+0x8c0>
 800bff0:	f1c0 0320 	rsb	r3, r0, #32
 800bff4:	2b04      	cmp	r3, #4
 800bff6:	dd3b      	ble.n	800c070 <_dtoa_r+0x8b0>
 800bff8:	9b05      	ldr	r3, [sp, #20]
 800bffa:	f1c0 001c 	rsb	r0, r0, #28
 800bffe:	4403      	add	r3, r0
 800c000:	9305      	str	r3, [sp, #20]
 800c002:	4405      	add	r5, r0
 800c004:	4480      	add	r8, r0
 800c006:	9b05      	ldr	r3, [sp, #20]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	dd05      	ble.n	800c018 <_dtoa_r+0x858>
 800c00c:	461a      	mov	r2, r3
 800c00e:	9904      	ldr	r1, [sp, #16]
 800c010:	4620      	mov	r0, r4
 800c012:	f000 fb5f 	bl	800c6d4 <__lshift>
 800c016:	9004      	str	r0, [sp, #16]
 800c018:	f1b8 0f00 	cmp.w	r8, #0
 800c01c:	dd05      	ble.n	800c02a <_dtoa_r+0x86a>
 800c01e:	4639      	mov	r1, r7
 800c020:	4642      	mov	r2, r8
 800c022:	4620      	mov	r0, r4
 800c024:	f000 fb56 	bl	800c6d4 <__lshift>
 800c028:	4607      	mov	r7, r0
 800c02a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c02c:	b353      	cbz	r3, 800c084 <_dtoa_r+0x8c4>
 800c02e:	4639      	mov	r1, r7
 800c030:	9804      	ldr	r0, [sp, #16]
 800c032:	f000 fba3 	bl	800c77c <__mcmp>
 800c036:	2800      	cmp	r0, #0
 800c038:	da24      	bge.n	800c084 <_dtoa_r+0x8c4>
 800c03a:	2300      	movs	r3, #0
 800c03c:	220a      	movs	r2, #10
 800c03e:	9904      	ldr	r1, [sp, #16]
 800c040:	4620      	mov	r0, r4
 800c042:	f000 f9d0 	bl	800c3e6 <__multadd>
 800c046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c048:	9004      	str	r0, [sp, #16]
 800c04a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c04e:	2b00      	cmp	r3, #0
 800c050:	f000 814d 	beq.w	800c2ee <_dtoa_r+0xb2e>
 800c054:	2300      	movs	r3, #0
 800c056:	4631      	mov	r1, r6
 800c058:	220a      	movs	r2, #10
 800c05a:	4620      	mov	r0, r4
 800c05c:	f000 f9c3 	bl	800c3e6 <__multadd>
 800c060:	9b02      	ldr	r3, [sp, #8]
 800c062:	2b00      	cmp	r3, #0
 800c064:	4606      	mov	r6, r0
 800c066:	dc4f      	bgt.n	800c108 <_dtoa_r+0x948>
 800c068:	9b06      	ldr	r3, [sp, #24]
 800c06a:	2b02      	cmp	r3, #2
 800c06c:	dd4c      	ble.n	800c108 <_dtoa_r+0x948>
 800c06e:	e011      	b.n	800c094 <_dtoa_r+0x8d4>
 800c070:	d0c9      	beq.n	800c006 <_dtoa_r+0x846>
 800c072:	9a05      	ldr	r2, [sp, #20]
 800c074:	331c      	adds	r3, #28
 800c076:	441a      	add	r2, r3
 800c078:	9205      	str	r2, [sp, #20]
 800c07a:	441d      	add	r5, r3
 800c07c:	4498      	add	r8, r3
 800c07e:	e7c2      	b.n	800c006 <_dtoa_r+0x846>
 800c080:	4603      	mov	r3, r0
 800c082:	e7f6      	b.n	800c072 <_dtoa_r+0x8b2>
 800c084:	f1b9 0f00 	cmp.w	r9, #0
 800c088:	dc38      	bgt.n	800c0fc <_dtoa_r+0x93c>
 800c08a:	9b06      	ldr	r3, [sp, #24]
 800c08c:	2b02      	cmp	r3, #2
 800c08e:	dd35      	ble.n	800c0fc <_dtoa_r+0x93c>
 800c090:	f8cd 9008 	str.w	r9, [sp, #8]
 800c094:	9b02      	ldr	r3, [sp, #8]
 800c096:	b963      	cbnz	r3, 800c0b2 <_dtoa_r+0x8f2>
 800c098:	4639      	mov	r1, r7
 800c09a:	2205      	movs	r2, #5
 800c09c:	4620      	mov	r0, r4
 800c09e:	f000 f9a2 	bl	800c3e6 <__multadd>
 800c0a2:	4601      	mov	r1, r0
 800c0a4:	4607      	mov	r7, r0
 800c0a6:	9804      	ldr	r0, [sp, #16]
 800c0a8:	f000 fb68 	bl	800c77c <__mcmp>
 800c0ac:	2800      	cmp	r0, #0
 800c0ae:	f73f adcc 	bgt.w	800bc4a <_dtoa_r+0x48a>
 800c0b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0b4:	465d      	mov	r5, fp
 800c0b6:	ea6f 0a03 	mvn.w	sl, r3
 800c0ba:	f04f 0900 	mov.w	r9, #0
 800c0be:	4639      	mov	r1, r7
 800c0c0:	4620      	mov	r0, r4
 800c0c2:	f000 f979 	bl	800c3b8 <_Bfree>
 800c0c6:	2e00      	cmp	r6, #0
 800c0c8:	f43f aeb7 	beq.w	800be3a <_dtoa_r+0x67a>
 800c0cc:	f1b9 0f00 	cmp.w	r9, #0
 800c0d0:	d005      	beq.n	800c0de <_dtoa_r+0x91e>
 800c0d2:	45b1      	cmp	r9, r6
 800c0d4:	d003      	beq.n	800c0de <_dtoa_r+0x91e>
 800c0d6:	4649      	mov	r1, r9
 800c0d8:	4620      	mov	r0, r4
 800c0da:	f000 f96d 	bl	800c3b8 <_Bfree>
 800c0de:	4631      	mov	r1, r6
 800c0e0:	4620      	mov	r0, r4
 800c0e2:	f000 f969 	bl	800c3b8 <_Bfree>
 800c0e6:	e6a8      	b.n	800be3a <_dtoa_r+0x67a>
 800c0e8:	2700      	movs	r7, #0
 800c0ea:	463e      	mov	r6, r7
 800c0ec:	e7e1      	b.n	800c0b2 <_dtoa_r+0x8f2>
 800c0ee:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c0f2:	463e      	mov	r6, r7
 800c0f4:	e5a9      	b.n	800bc4a <_dtoa_r+0x48a>
 800c0f6:	bf00      	nop
 800c0f8:	40240000 	.word	0x40240000
 800c0fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0fe:	f8cd 9008 	str.w	r9, [sp, #8]
 800c102:	2b00      	cmp	r3, #0
 800c104:	f000 80fa 	beq.w	800c2fc <_dtoa_r+0xb3c>
 800c108:	2d00      	cmp	r5, #0
 800c10a:	dd05      	ble.n	800c118 <_dtoa_r+0x958>
 800c10c:	4631      	mov	r1, r6
 800c10e:	462a      	mov	r2, r5
 800c110:	4620      	mov	r0, r4
 800c112:	f000 fadf 	bl	800c6d4 <__lshift>
 800c116:	4606      	mov	r6, r0
 800c118:	9b07      	ldr	r3, [sp, #28]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d04c      	beq.n	800c1b8 <_dtoa_r+0x9f8>
 800c11e:	6871      	ldr	r1, [r6, #4]
 800c120:	4620      	mov	r0, r4
 800c122:	f000 f915 	bl	800c350 <_Balloc>
 800c126:	6932      	ldr	r2, [r6, #16]
 800c128:	3202      	adds	r2, #2
 800c12a:	4605      	mov	r5, r0
 800c12c:	0092      	lsls	r2, r2, #2
 800c12e:	f106 010c 	add.w	r1, r6, #12
 800c132:	300c      	adds	r0, #12
 800c134:	f7fe fea2 	bl	800ae7c <memcpy>
 800c138:	2201      	movs	r2, #1
 800c13a:	4629      	mov	r1, r5
 800c13c:	4620      	mov	r0, r4
 800c13e:	f000 fac9 	bl	800c6d4 <__lshift>
 800c142:	9b00      	ldr	r3, [sp, #0]
 800c144:	f8cd b014 	str.w	fp, [sp, #20]
 800c148:	f003 0301 	and.w	r3, r3, #1
 800c14c:	46b1      	mov	r9, r6
 800c14e:	9307      	str	r3, [sp, #28]
 800c150:	4606      	mov	r6, r0
 800c152:	4639      	mov	r1, r7
 800c154:	9804      	ldr	r0, [sp, #16]
 800c156:	f7ff faa7 	bl	800b6a8 <quorem>
 800c15a:	4649      	mov	r1, r9
 800c15c:	4605      	mov	r5, r0
 800c15e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c162:	9804      	ldr	r0, [sp, #16]
 800c164:	f000 fb0a 	bl	800c77c <__mcmp>
 800c168:	4632      	mov	r2, r6
 800c16a:	9000      	str	r0, [sp, #0]
 800c16c:	4639      	mov	r1, r7
 800c16e:	4620      	mov	r0, r4
 800c170:	f000 fb1e 	bl	800c7b0 <__mdiff>
 800c174:	68c3      	ldr	r3, [r0, #12]
 800c176:	4602      	mov	r2, r0
 800c178:	bb03      	cbnz	r3, 800c1bc <_dtoa_r+0x9fc>
 800c17a:	4601      	mov	r1, r0
 800c17c:	9008      	str	r0, [sp, #32]
 800c17e:	9804      	ldr	r0, [sp, #16]
 800c180:	f000 fafc 	bl	800c77c <__mcmp>
 800c184:	9a08      	ldr	r2, [sp, #32]
 800c186:	4603      	mov	r3, r0
 800c188:	4611      	mov	r1, r2
 800c18a:	4620      	mov	r0, r4
 800c18c:	9308      	str	r3, [sp, #32]
 800c18e:	f000 f913 	bl	800c3b8 <_Bfree>
 800c192:	9b08      	ldr	r3, [sp, #32]
 800c194:	b9a3      	cbnz	r3, 800c1c0 <_dtoa_r+0xa00>
 800c196:	9a06      	ldr	r2, [sp, #24]
 800c198:	b992      	cbnz	r2, 800c1c0 <_dtoa_r+0xa00>
 800c19a:	9a07      	ldr	r2, [sp, #28]
 800c19c:	b982      	cbnz	r2, 800c1c0 <_dtoa_r+0xa00>
 800c19e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c1a2:	d029      	beq.n	800c1f8 <_dtoa_r+0xa38>
 800c1a4:	9b00      	ldr	r3, [sp, #0]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	dd01      	ble.n	800c1ae <_dtoa_r+0x9ee>
 800c1aa:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800c1ae:	9b05      	ldr	r3, [sp, #20]
 800c1b0:	1c5d      	adds	r5, r3, #1
 800c1b2:	f883 8000 	strb.w	r8, [r3]
 800c1b6:	e782      	b.n	800c0be <_dtoa_r+0x8fe>
 800c1b8:	4630      	mov	r0, r6
 800c1ba:	e7c2      	b.n	800c142 <_dtoa_r+0x982>
 800c1bc:	2301      	movs	r3, #1
 800c1be:	e7e3      	b.n	800c188 <_dtoa_r+0x9c8>
 800c1c0:	9a00      	ldr	r2, [sp, #0]
 800c1c2:	2a00      	cmp	r2, #0
 800c1c4:	db04      	blt.n	800c1d0 <_dtoa_r+0xa10>
 800c1c6:	d125      	bne.n	800c214 <_dtoa_r+0xa54>
 800c1c8:	9a06      	ldr	r2, [sp, #24]
 800c1ca:	bb1a      	cbnz	r2, 800c214 <_dtoa_r+0xa54>
 800c1cc:	9a07      	ldr	r2, [sp, #28]
 800c1ce:	bb0a      	cbnz	r2, 800c214 <_dtoa_r+0xa54>
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	ddec      	ble.n	800c1ae <_dtoa_r+0x9ee>
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	9904      	ldr	r1, [sp, #16]
 800c1d8:	4620      	mov	r0, r4
 800c1da:	f000 fa7b 	bl	800c6d4 <__lshift>
 800c1de:	4639      	mov	r1, r7
 800c1e0:	9004      	str	r0, [sp, #16]
 800c1e2:	f000 facb 	bl	800c77c <__mcmp>
 800c1e6:	2800      	cmp	r0, #0
 800c1e8:	dc03      	bgt.n	800c1f2 <_dtoa_r+0xa32>
 800c1ea:	d1e0      	bne.n	800c1ae <_dtoa_r+0x9ee>
 800c1ec:	f018 0f01 	tst.w	r8, #1
 800c1f0:	d0dd      	beq.n	800c1ae <_dtoa_r+0x9ee>
 800c1f2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c1f6:	d1d8      	bne.n	800c1aa <_dtoa_r+0x9ea>
 800c1f8:	9b05      	ldr	r3, [sp, #20]
 800c1fa:	9a05      	ldr	r2, [sp, #20]
 800c1fc:	1c5d      	adds	r5, r3, #1
 800c1fe:	2339      	movs	r3, #57	; 0x39
 800c200:	7013      	strb	r3, [r2, #0]
 800c202:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c206:	2b39      	cmp	r3, #57	; 0x39
 800c208:	f105 32ff 	add.w	r2, r5, #4294967295
 800c20c:	d04f      	beq.n	800c2ae <_dtoa_r+0xaee>
 800c20e:	3301      	adds	r3, #1
 800c210:	7013      	strb	r3, [r2, #0]
 800c212:	e754      	b.n	800c0be <_dtoa_r+0x8fe>
 800c214:	9a05      	ldr	r2, [sp, #20]
 800c216:	2b00      	cmp	r3, #0
 800c218:	f102 0501 	add.w	r5, r2, #1
 800c21c:	dd06      	ble.n	800c22c <_dtoa_r+0xa6c>
 800c21e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c222:	d0e9      	beq.n	800c1f8 <_dtoa_r+0xa38>
 800c224:	f108 0801 	add.w	r8, r8, #1
 800c228:	9b05      	ldr	r3, [sp, #20]
 800c22a:	e7c2      	b.n	800c1b2 <_dtoa_r+0x9f2>
 800c22c:	9a02      	ldr	r2, [sp, #8]
 800c22e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800c232:	eba5 030b 	sub.w	r3, r5, fp
 800c236:	4293      	cmp	r3, r2
 800c238:	d021      	beq.n	800c27e <_dtoa_r+0xabe>
 800c23a:	2300      	movs	r3, #0
 800c23c:	220a      	movs	r2, #10
 800c23e:	9904      	ldr	r1, [sp, #16]
 800c240:	4620      	mov	r0, r4
 800c242:	f000 f8d0 	bl	800c3e6 <__multadd>
 800c246:	45b1      	cmp	r9, r6
 800c248:	9004      	str	r0, [sp, #16]
 800c24a:	f04f 0300 	mov.w	r3, #0
 800c24e:	f04f 020a 	mov.w	r2, #10
 800c252:	4649      	mov	r1, r9
 800c254:	4620      	mov	r0, r4
 800c256:	d105      	bne.n	800c264 <_dtoa_r+0xaa4>
 800c258:	f000 f8c5 	bl	800c3e6 <__multadd>
 800c25c:	4681      	mov	r9, r0
 800c25e:	4606      	mov	r6, r0
 800c260:	9505      	str	r5, [sp, #20]
 800c262:	e776      	b.n	800c152 <_dtoa_r+0x992>
 800c264:	f000 f8bf 	bl	800c3e6 <__multadd>
 800c268:	4631      	mov	r1, r6
 800c26a:	4681      	mov	r9, r0
 800c26c:	2300      	movs	r3, #0
 800c26e:	220a      	movs	r2, #10
 800c270:	4620      	mov	r0, r4
 800c272:	f000 f8b8 	bl	800c3e6 <__multadd>
 800c276:	4606      	mov	r6, r0
 800c278:	e7f2      	b.n	800c260 <_dtoa_r+0xaa0>
 800c27a:	f04f 0900 	mov.w	r9, #0
 800c27e:	2201      	movs	r2, #1
 800c280:	9904      	ldr	r1, [sp, #16]
 800c282:	4620      	mov	r0, r4
 800c284:	f000 fa26 	bl	800c6d4 <__lshift>
 800c288:	4639      	mov	r1, r7
 800c28a:	9004      	str	r0, [sp, #16]
 800c28c:	f000 fa76 	bl	800c77c <__mcmp>
 800c290:	2800      	cmp	r0, #0
 800c292:	dcb6      	bgt.n	800c202 <_dtoa_r+0xa42>
 800c294:	d102      	bne.n	800c29c <_dtoa_r+0xadc>
 800c296:	f018 0f01 	tst.w	r8, #1
 800c29a:	d1b2      	bne.n	800c202 <_dtoa_r+0xa42>
 800c29c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c2a0:	2b30      	cmp	r3, #48	; 0x30
 800c2a2:	f105 32ff 	add.w	r2, r5, #4294967295
 800c2a6:	f47f af0a 	bne.w	800c0be <_dtoa_r+0x8fe>
 800c2aa:	4615      	mov	r5, r2
 800c2ac:	e7f6      	b.n	800c29c <_dtoa_r+0xadc>
 800c2ae:	4593      	cmp	fp, r2
 800c2b0:	d105      	bne.n	800c2be <_dtoa_r+0xafe>
 800c2b2:	2331      	movs	r3, #49	; 0x31
 800c2b4:	f10a 0a01 	add.w	sl, sl, #1
 800c2b8:	f88b 3000 	strb.w	r3, [fp]
 800c2bc:	e6ff      	b.n	800c0be <_dtoa_r+0x8fe>
 800c2be:	4615      	mov	r5, r2
 800c2c0:	e79f      	b.n	800c202 <_dtoa_r+0xa42>
 800c2c2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800c328 <_dtoa_r+0xb68>
 800c2c6:	e007      	b.n	800c2d8 <_dtoa_r+0xb18>
 800c2c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2ca:	f8df b060 	ldr.w	fp, [pc, #96]	; 800c32c <_dtoa_r+0xb6c>
 800c2ce:	b11b      	cbz	r3, 800c2d8 <_dtoa_r+0xb18>
 800c2d0:	f10b 0308 	add.w	r3, fp, #8
 800c2d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2d6:	6013      	str	r3, [r2, #0]
 800c2d8:	4658      	mov	r0, fp
 800c2da:	b017      	add	sp, #92	; 0x5c
 800c2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e0:	9b06      	ldr	r3, [sp, #24]
 800c2e2:	2b01      	cmp	r3, #1
 800c2e4:	f77f ae35 	ble.w	800bf52 <_dtoa_r+0x792>
 800c2e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c2ea:	9307      	str	r3, [sp, #28]
 800c2ec:	e649      	b.n	800bf82 <_dtoa_r+0x7c2>
 800c2ee:	9b02      	ldr	r3, [sp, #8]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	dc03      	bgt.n	800c2fc <_dtoa_r+0xb3c>
 800c2f4:	9b06      	ldr	r3, [sp, #24]
 800c2f6:	2b02      	cmp	r3, #2
 800c2f8:	f73f aecc 	bgt.w	800c094 <_dtoa_r+0x8d4>
 800c2fc:	465d      	mov	r5, fp
 800c2fe:	4639      	mov	r1, r7
 800c300:	9804      	ldr	r0, [sp, #16]
 800c302:	f7ff f9d1 	bl	800b6a8 <quorem>
 800c306:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c30a:	f805 8b01 	strb.w	r8, [r5], #1
 800c30e:	9a02      	ldr	r2, [sp, #8]
 800c310:	eba5 030b 	sub.w	r3, r5, fp
 800c314:	429a      	cmp	r2, r3
 800c316:	ddb0      	ble.n	800c27a <_dtoa_r+0xaba>
 800c318:	2300      	movs	r3, #0
 800c31a:	220a      	movs	r2, #10
 800c31c:	9904      	ldr	r1, [sp, #16]
 800c31e:	4620      	mov	r0, r4
 800c320:	f000 f861 	bl	800c3e6 <__multadd>
 800c324:	9004      	str	r0, [sp, #16]
 800c326:	e7ea      	b.n	800c2fe <_dtoa_r+0xb3e>
 800c328:	080152d8 	.word	0x080152d8
 800c32c:	080152da 	.word	0x080152da

0800c330 <_localeconv_r>:
 800c330:	4b04      	ldr	r3, [pc, #16]	; (800c344 <_localeconv_r+0x14>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	6a18      	ldr	r0, [r3, #32]
 800c336:	4b04      	ldr	r3, [pc, #16]	; (800c348 <_localeconv_r+0x18>)
 800c338:	2800      	cmp	r0, #0
 800c33a:	bf08      	it	eq
 800c33c:	4618      	moveq	r0, r3
 800c33e:	30f0      	adds	r0, #240	; 0xf0
 800c340:	4770      	bx	lr
 800c342:	bf00      	nop
 800c344:	20000048 	.word	0x20000048
 800c348:	200000ac 	.word	0x200000ac

0800c34c <__malloc_lock>:
 800c34c:	4770      	bx	lr

0800c34e <__malloc_unlock>:
 800c34e:	4770      	bx	lr

0800c350 <_Balloc>:
 800c350:	b570      	push	{r4, r5, r6, lr}
 800c352:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c354:	4604      	mov	r4, r0
 800c356:	460e      	mov	r6, r1
 800c358:	b93d      	cbnz	r5, 800c36a <_Balloc+0x1a>
 800c35a:	2010      	movs	r0, #16
 800c35c:	f7fe fd7e 	bl	800ae5c <malloc>
 800c360:	6260      	str	r0, [r4, #36]	; 0x24
 800c362:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c366:	6005      	str	r5, [r0, #0]
 800c368:	60c5      	str	r5, [r0, #12]
 800c36a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c36c:	68eb      	ldr	r3, [r5, #12]
 800c36e:	b183      	cbz	r3, 800c392 <_Balloc+0x42>
 800c370:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c372:	68db      	ldr	r3, [r3, #12]
 800c374:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c378:	b9b8      	cbnz	r0, 800c3aa <_Balloc+0x5a>
 800c37a:	2101      	movs	r1, #1
 800c37c:	fa01 f506 	lsl.w	r5, r1, r6
 800c380:	1d6a      	adds	r2, r5, #5
 800c382:	0092      	lsls	r2, r2, #2
 800c384:	4620      	mov	r0, r4
 800c386:	f000 fabf 	bl	800c908 <_calloc_r>
 800c38a:	b160      	cbz	r0, 800c3a6 <_Balloc+0x56>
 800c38c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800c390:	e00e      	b.n	800c3b0 <_Balloc+0x60>
 800c392:	2221      	movs	r2, #33	; 0x21
 800c394:	2104      	movs	r1, #4
 800c396:	4620      	mov	r0, r4
 800c398:	f000 fab6 	bl	800c908 <_calloc_r>
 800c39c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c39e:	60e8      	str	r0, [r5, #12]
 800c3a0:	68db      	ldr	r3, [r3, #12]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d1e4      	bne.n	800c370 <_Balloc+0x20>
 800c3a6:	2000      	movs	r0, #0
 800c3a8:	bd70      	pop	{r4, r5, r6, pc}
 800c3aa:	6802      	ldr	r2, [r0, #0]
 800c3ac:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c3b6:	e7f7      	b.n	800c3a8 <_Balloc+0x58>

0800c3b8 <_Bfree>:
 800c3b8:	b570      	push	{r4, r5, r6, lr}
 800c3ba:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c3bc:	4606      	mov	r6, r0
 800c3be:	460d      	mov	r5, r1
 800c3c0:	b93c      	cbnz	r4, 800c3d2 <_Bfree+0x1a>
 800c3c2:	2010      	movs	r0, #16
 800c3c4:	f7fe fd4a 	bl	800ae5c <malloc>
 800c3c8:	6270      	str	r0, [r6, #36]	; 0x24
 800c3ca:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c3ce:	6004      	str	r4, [r0, #0]
 800c3d0:	60c4      	str	r4, [r0, #12]
 800c3d2:	b13d      	cbz	r5, 800c3e4 <_Bfree+0x2c>
 800c3d4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c3d6:	686a      	ldr	r2, [r5, #4]
 800c3d8:	68db      	ldr	r3, [r3, #12]
 800c3da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c3de:	6029      	str	r1, [r5, #0]
 800c3e0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c3e4:	bd70      	pop	{r4, r5, r6, pc}

0800c3e6 <__multadd>:
 800c3e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3ea:	690d      	ldr	r5, [r1, #16]
 800c3ec:	461f      	mov	r7, r3
 800c3ee:	4606      	mov	r6, r0
 800c3f0:	460c      	mov	r4, r1
 800c3f2:	f101 0c14 	add.w	ip, r1, #20
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	f8dc 0000 	ldr.w	r0, [ip]
 800c3fc:	b281      	uxth	r1, r0
 800c3fe:	fb02 7101 	mla	r1, r2, r1, r7
 800c402:	0c0f      	lsrs	r7, r1, #16
 800c404:	0c00      	lsrs	r0, r0, #16
 800c406:	fb02 7000 	mla	r0, r2, r0, r7
 800c40a:	b289      	uxth	r1, r1
 800c40c:	3301      	adds	r3, #1
 800c40e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c412:	429d      	cmp	r5, r3
 800c414:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c418:	f84c 1b04 	str.w	r1, [ip], #4
 800c41c:	dcec      	bgt.n	800c3f8 <__multadd+0x12>
 800c41e:	b1d7      	cbz	r7, 800c456 <__multadd+0x70>
 800c420:	68a3      	ldr	r3, [r4, #8]
 800c422:	42ab      	cmp	r3, r5
 800c424:	dc12      	bgt.n	800c44c <__multadd+0x66>
 800c426:	6861      	ldr	r1, [r4, #4]
 800c428:	4630      	mov	r0, r6
 800c42a:	3101      	adds	r1, #1
 800c42c:	f7ff ff90 	bl	800c350 <_Balloc>
 800c430:	6922      	ldr	r2, [r4, #16]
 800c432:	3202      	adds	r2, #2
 800c434:	f104 010c 	add.w	r1, r4, #12
 800c438:	4680      	mov	r8, r0
 800c43a:	0092      	lsls	r2, r2, #2
 800c43c:	300c      	adds	r0, #12
 800c43e:	f7fe fd1d 	bl	800ae7c <memcpy>
 800c442:	4621      	mov	r1, r4
 800c444:	4630      	mov	r0, r6
 800c446:	f7ff ffb7 	bl	800c3b8 <_Bfree>
 800c44a:	4644      	mov	r4, r8
 800c44c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c450:	3501      	adds	r5, #1
 800c452:	615f      	str	r7, [r3, #20]
 800c454:	6125      	str	r5, [r4, #16]
 800c456:	4620      	mov	r0, r4
 800c458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c45c <__hi0bits>:
 800c45c:	0c02      	lsrs	r2, r0, #16
 800c45e:	0412      	lsls	r2, r2, #16
 800c460:	4603      	mov	r3, r0
 800c462:	b9b2      	cbnz	r2, 800c492 <__hi0bits+0x36>
 800c464:	0403      	lsls	r3, r0, #16
 800c466:	2010      	movs	r0, #16
 800c468:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c46c:	bf04      	itt	eq
 800c46e:	021b      	lsleq	r3, r3, #8
 800c470:	3008      	addeq	r0, #8
 800c472:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c476:	bf04      	itt	eq
 800c478:	011b      	lsleq	r3, r3, #4
 800c47a:	3004      	addeq	r0, #4
 800c47c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c480:	bf04      	itt	eq
 800c482:	009b      	lsleq	r3, r3, #2
 800c484:	3002      	addeq	r0, #2
 800c486:	2b00      	cmp	r3, #0
 800c488:	db06      	blt.n	800c498 <__hi0bits+0x3c>
 800c48a:	005b      	lsls	r3, r3, #1
 800c48c:	d503      	bpl.n	800c496 <__hi0bits+0x3a>
 800c48e:	3001      	adds	r0, #1
 800c490:	4770      	bx	lr
 800c492:	2000      	movs	r0, #0
 800c494:	e7e8      	b.n	800c468 <__hi0bits+0xc>
 800c496:	2020      	movs	r0, #32
 800c498:	4770      	bx	lr

0800c49a <__lo0bits>:
 800c49a:	6803      	ldr	r3, [r0, #0]
 800c49c:	f013 0207 	ands.w	r2, r3, #7
 800c4a0:	4601      	mov	r1, r0
 800c4a2:	d00b      	beq.n	800c4bc <__lo0bits+0x22>
 800c4a4:	07da      	lsls	r2, r3, #31
 800c4a6:	d423      	bmi.n	800c4f0 <__lo0bits+0x56>
 800c4a8:	0798      	lsls	r0, r3, #30
 800c4aa:	bf49      	itett	mi
 800c4ac:	085b      	lsrmi	r3, r3, #1
 800c4ae:	089b      	lsrpl	r3, r3, #2
 800c4b0:	2001      	movmi	r0, #1
 800c4b2:	600b      	strmi	r3, [r1, #0]
 800c4b4:	bf5c      	itt	pl
 800c4b6:	600b      	strpl	r3, [r1, #0]
 800c4b8:	2002      	movpl	r0, #2
 800c4ba:	4770      	bx	lr
 800c4bc:	b298      	uxth	r0, r3
 800c4be:	b9a8      	cbnz	r0, 800c4ec <__lo0bits+0x52>
 800c4c0:	0c1b      	lsrs	r3, r3, #16
 800c4c2:	2010      	movs	r0, #16
 800c4c4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c4c8:	bf04      	itt	eq
 800c4ca:	0a1b      	lsreq	r3, r3, #8
 800c4cc:	3008      	addeq	r0, #8
 800c4ce:	071a      	lsls	r2, r3, #28
 800c4d0:	bf04      	itt	eq
 800c4d2:	091b      	lsreq	r3, r3, #4
 800c4d4:	3004      	addeq	r0, #4
 800c4d6:	079a      	lsls	r2, r3, #30
 800c4d8:	bf04      	itt	eq
 800c4da:	089b      	lsreq	r3, r3, #2
 800c4dc:	3002      	addeq	r0, #2
 800c4de:	07da      	lsls	r2, r3, #31
 800c4e0:	d402      	bmi.n	800c4e8 <__lo0bits+0x4e>
 800c4e2:	085b      	lsrs	r3, r3, #1
 800c4e4:	d006      	beq.n	800c4f4 <__lo0bits+0x5a>
 800c4e6:	3001      	adds	r0, #1
 800c4e8:	600b      	str	r3, [r1, #0]
 800c4ea:	4770      	bx	lr
 800c4ec:	4610      	mov	r0, r2
 800c4ee:	e7e9      	b.n	800c4c4 <__lo0bits+0x2a>
 800c4f0:	2000      	movs	r0, #0
 800c4f2:	4770      	bx	lr
 800c4f4:	2020      	movs	r0, #32
 800c4f6:	4770      	bx	lr

0800c4f8 <__i2b>:
 800c4f8:	b510      	push	{r4, lr}
 800c4fa:	460c      	mov	r4, r1
 800c4fc:	2101      	movs	r1, #1
 800c4fe:	f7ff ff27 	bl	800c350 <_Balloc>
 800c502:	2201      	movs	r2, #1
 800c504:	6144      	str	r4, [r0, #20]
 800c506:	6102      	str	r2, [r0, #16]
 800c508:	bd10      	pop	{r4, pc}

0800c50a <__multiply>:
 800c50a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c50e:	4614      	mov	r4, r2
 800c510:	690a      	ldr	r2, [r1, #16]
 800c512:	6923      	ldr	r3, [r4, #16]
 800c514:	429a      	cmp	r2, r3
 800c516:	bfb8      	it	lt
 800c518:	460b      	movlt	r3, r1
 800c51a:	4688      	mov	r8, r1
 800c51c:	bfbc      	itt	lt
 800c51e:	46a0      	movlt	r8, r4
 800c520:	461c      	movlt	r4, r3
 800c522:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c526:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c52a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c52e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c532:	eb07 0609 	add.w	r6, r7, r9
 800c536:	42b3      	cmp	r3, r6
 800c538:	bfb8      	it	lt
 800c53a:	3101      	addlt	r1, #1
 800c53c:	f7ff ff08 	bl	800c350 <_Balloc>
 800c540:	f100 0514 	add.w	r5, r0, #20
 800c544:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800c548:	462b      	mov	r3, r5
 800c54a:	2200      	movs	r2, #0
 800c54c:	4573      	cmp	r3, lr
 800c54e:	d316      	bcc.n	800c57e <__multiply+0x74>
 800c550:	f104 0214 	add.w	r2, r4, #20
 800c554:	f108 0114 	add.w	r1, r8, #20
 800c558:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800c55c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c560:	9300      	str	r3, [sp, #0]
 800c562:	9b00      	ldr	r3, [sp, #0]
 800c564:	9201      	str	r2, [sp, #4]
 800c566:	4293      	cmp	r3, r2
 800c568:	d80c      	bhi.n	800c584 <__multiply+0x7a>
 800c56a:	2e00      	cmp	r6, #0
 800c56c:	dd03      	ble.n	800c576 <__multiply+0x6c>
 800c56e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c572:	2b00      	cmp	r3, #0
 800c574:	d05d      	beq.n	800c632 <__multiply+0x128>
 800c576:	6106      	str	r6, [r0, #16]
 800c578:	b003      	add	sp, #12
 800c57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c57e:	f843 2b04 	str.w	r2, [r3], #4
 800c582:	e7e3      	b.n	800c54c <__multiply+0x42>
 800c584:	f8b2 b000 	ldrh.w	fp, [r2]
 800c588:	f1bb 0f00 	cmp.w	fp, #0
 800c58c:	d023      	beq.n	800c5d6 <__multiply+0xcc>
 800c58e:	4689      	mov	r9, r1
 800c590:	46ac      	mov	ip, r5
 800c592:	f04f 0800 	mov.w	r8, #0
 800c596:	f859 4b04 	ldr.w	r4, [r9], #4
 800c59a:	f8dc a000 	ldr.w	sl, [ip]
 800c59e:	b2a3      	uxth	r3, r4
 800c5a0:	fa1f fa8a 	uxth.w	sl, sl
 800c5a4:	fb0b a303 	mla	r3, fp, r3, sl
 800c5a8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c5ac:	f8dc 4000 	ldr.w	r4, [ip]
 800c5b0:	4443      	add	r3, r8
 800c5b2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c5b6:	fb0b 840a 	mla	r4, fp, sl, r8
 800c5ba:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c5be:	46e2      	mov	sl, ip
 800c5c0:	b29b      	uxth	r3, r3
 800c5c2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c5c6:	454f      	cmp	r7, r9
 800c5c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c5cc:	f84a 3b04 	str.w	r3, [sl], #4
 800c5d0:	d82b      	bhi.n	800c62a <__multiply+0x120>
 800c5d2:	f8cc 8004 	str.w	r8, [ip, #4]
 800c5d6:	9b01      	ldr	r3, [sp, #4]
 800c5d8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800c5dc:	3204      	adds	r2, #4
 800c5de:	f1ba 0f00 	cmp.w	sl, #0
 800c5e2:	d020      	beq.n	800c626 <__multiply+0x11c>
 800c5e4:	682b      	ldr	r3, [r5, #0]
 800c5e6:	4689      	mov	r9, r1
 800c5e8:	46a8      	mov	r8, r5
 800c5ea:	f04f 0b00 	mov.w	fp, #0
 800c5ee:	f8b9 c000 	ldrh.w	ip, [r9]
 800c5f2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800c5f6:	fb0a 440c 	mla	r4, sl, ip, r4
 800c5fa:	445c      	add	r4, fp
 800c5fc:	46c4      	mov	ip, r8
 800c5fe:	b29b      	uxth	r3, r3
 800c600:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c604:	f84c 3b04 	str.w	r3, [ip], #4
 800c608:	f859 3b04 	ldr.w	r3, [r9], #4
 800c60c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800c610:	0c1b      	lsrs	r3, r3, #16
 800c612:	fb0a b303 	mla	r3, sl, r3, fp
 800c616:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800c61a:	454f      	cmp	r7, r9
 800c61c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800c620:	d805      	bhi.n	800c62e <__multiply+0x124>
 800c622:	f8c8 3004 	str.w	r3, [r8, #4]
 800c626:	3504      	adds	r5, #4
 800c628:	e79b      	b.n	800c562 <__multiply+0x58>
 800c62a:	46d4      	mov	ip, sl
 800c62c:	e7b3      	b.n	800c596 <__multiply+0x8c>
 800c62e:	46e0      	mov	r8, ip
 800c630:	e7dd      	b.n	800c5ee <__multiply+0xe4>
 800c632:	3e01      	subs	r6, #1
 800c634:	e799      	b.n	800c56a <__multiply+0x60>
	...

0800c638 <__pow5mult>:
 800c638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c63c:	4615      	mov	r5, r2
 800c63e:	f012 0203 	ands.w	r2, r2, #3
 800c642:	4606      	mov	r6, r0
 800c644:	460f      	mov	r7, r1
 800c646:	d007      	beq.n	800c658 <__pow5mult+0x20>
 800c648:	3a01      	subs	r2, #1
 800c64a:	4c21      	ldr	r4, [pc, #132]	; (800c6d0 <__pow5mult+0x98>)
 800c64c:	2300      	movs	r3, #0
 800c64e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c652:	f7ff fec8 	bl	800c3e6 <__multadd>
 800c656:	4607      	mov	r7, r0
 800c658:	10ad      	asrs	r5, r5, #2
 800c65a:	d035      	beq.n	800c6c8 <__pow5mult+0x90>
 800c65c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c65e:	b93c      	cbnz	r4, 800c670 <__pow5mult+0x38>
 800c660:	2010      	movs	r0, #16
 800c662:	f7fe fbfb 	bl	800ae5c <malloc>
 800c666:	6270      	str	r0, [r6, #36]	; 0x24
 800c668:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c66c:	6004      	str	r4, [r0, #0]
 800c66e:	60c4      	str	r4, [r0, #12]
 800c670:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c674:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c678:	b94c      	cbnz	r4, 800c68e <__pow5mult+0x56>
 800c67a:	f240 2171 	movw	r1, #625	; 0x271
 800c67e:	4630      	mov	r0, r6
 800c680:	f7ff ff3a 	bl	800c4f8 <__i2b>
 800c684:	2300      	movs	r3, #0
 800c686:	f8c8 0008 	str.w	r0, [r8, #8]
 800c68a:	4604      	mov	r4, r0
 800c68c:	6003      	str	r3, [r0, #0]
 800c68e:	f04f 0800 	mov.w	r8, #0
 800c692:	07eb      	lsls	r3, r5, #31
 800c694:	d50a      	bpl.n	800c6ac <__pow5mult+0x74>
 800c696:	4639      	mov	r1, r7
 800c698:	4622      	mov	r2, r4
 800c69a:	4630      	mov	r0, r6
 800c69c:	f7ff ff35 	bl	800c50a <__multiply>
 800c6a0:	4639      	mov	r1, r7
 800c6a2:	4681      	mov	r9, r0
 800c6a4:	4630      	mov	r0, r6
 800c6a6:	f7ff fe87 	bl	800c3b8 <_Bfree>
 800c6aa:	464f      	mov	r7, r9
 800c6ac:	106d      	asrs	r5, r5, #1
 800c6ae:	d00b      	beq.n	800c6c8 <__pow5mult+0x90>
 800c6b0:	6820      	ldr	r0, [r4, #0]
 800c6b2:	b938      	cbnz	r0, 800c6c4 <__pow5mult+0x8c>
 800c6b4:	4622      	mov	r2, r4
 800c6b6:	4621      	mov	r1, r4
 800c6b8:	4630      	mov	r0, r6
 800c6ba:	f7ff ff26 	bl	800c50a <__multiply>
 800c6be:	6020      	str	r0, [r4, #0]
 800c6c0:	f8c0 8000 	str.w	r8, [r0]
 800c6c4:	4604      	mov	r4, r0
 800c6c6:	e7e4      	b.n	800c692 <__pow5mult+0x5a>
 800c6c8:	4638      	mov	r0, r7
 800c6ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6ce:	bf00      	nop
 800c6d0:	080153d8 	.word	0x080153d8

0800c6d4 <__lshift>:
 800c6d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6d8:	460c      	mov	r4, r1
 800c6da:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c6de:	6923      	ldr	r3, [r4, #16]
 800c6e0:	6849      	ldr	r1, [r1, #4]
 800c6e2:	eb0a 0903 	add.w	r9, sl, r3
 800c6e6:	68a3      	ldr	r3, [r4, #8]
 800c6e8:	4607      	mov	r7, r0
 800c6ea:	4616      	mov	r6, r2
 800c6ec:	f109 0501 	add.w	r5, r9, #1
 800c6f0:	42ab      	cmp	r3, r5
 800c6f2:	db32      	blt.n	800c75a <__lshift+0x86>
 800c6f4:	4638      	mov	r0, r7
 800c6f6:	f7ff fe2b 	bl	800c350 <_Balloc>
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	4680      	mov	r8, r0
 800c6fe:	f100 0114 	add.w	r1, r0, #20
 800c702:	461a      	mov	r2, r3
 800c704:	4553      	cmp	r3, sl
 800c706:	db2b      	blt.n	800c760 <__lshift+0x8c>
 800c708:	6920      	ldr	r0, [r4, #16]
 800c70a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c70e:	f104 0314 	add.w	r3, r4, #20
 800c712:	f016 021f 	ands.w	r2, r6, #31
 800c716:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c71a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c71e:	d025      	beq.n	800c76c <__lshift+0x98>
 800c720:	f1c2 0e20 	rsb	lr, r2, #32
 800c724:	2000      	movs	r0, #0
 800c726:	681e      	ldr	r6, [r3, #0]
 800c728:	468a      	mov	sl, r1
 800c72a:	4096      	lsls	r6, r2
 800c72c:	4330      	orrs	r0, r6
 800c72e:	f84a 0b04 	str.w	r0, [sl], #4
 800c732:	f853 0b04 	ldr.w	r0, [r3], #4
 800c736:	459c      	cmp	ip, r3
 800c738:	fa20 f00e 	lsr.w	r0, r0, lr
 800c73c:	d814      	bhi.n	800c768 <__lshift+0x94>
 800c73e:	6048      	str	r0, [r1, #4]
 800c740:	b108      	cbz	r0, 800c746 <__lshift+0x72>
 800c742:	f109 0502 	add.w	r5, r9, #2
 800c746:	3d01      	subs	r5, #1
 800c748:	4638      	mov	r0, r7
 800c74a:	f8c8 5010 	str.w	r5, [r8, #16]
 800c74e:	4621      	mov	r1, r4
 800c750:	f7ff fe32 	bl	800c3b8 <_Bfree>
 800c754:	4640      	mov	r0, r8
 800c756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c75a:	3101      	adds	r1, #1
 800c75c:	005b      	lsls	r3, r3, #1
 800c75e:	e7c7      	b.n	800c6f0 <__lshift+0x1c>
 800c760:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c764:	3301      	adds	r3, #1
 800c766:	e7cd      	b.n	800c704 <__lshift+0x30>
 800c768:	4651      	mov	r1, sl
 800c76a:	e7dc      	b.n	800c726 <__lshift+0x52>
 800c76c:	3904      	subs	r1, #4
 800c76e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c772:	f841 2f04 	str.w	r2, [r1, #4]!
 800c776:	459c      	cmp	ip, r3
 800c778:	d8f9      	bhi.n	800c76e <__lshift+0x9a>
 800c77a:	e7e4      	b.n	800c746 <__lshift+0x72>

0800c77c <__mcmp>:
 800c77c:	6903      	ldr	r3, [r0, #16]
 800c77e:	690a      	ldr	r2, [r1, #16]
 800c780:	1a9b      	subs	r3, r3, r2
 800c782:	b530      	push	{r4, r5, lr}
 800c784:	d10c      	bne.n	800c7a0 <__mcmp+0x24>
 800c786:	0092      	lsls	r2, r2, #2
 800c788:	3014      	adds	r0, #20
 800c78a:	3114      	adds	r1, #20
 800c78c:	1884      	adds	r4, r0, r2
 800c78e:	4411      	add	r1, r2
 800c790:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c794:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c798:	4295      	cmp	r5, r2
 800c79a:	d003      	beq.n	800c7a4 <__mcmp+0x28>
 800c79c:	d305      	bcc.n	800c7aa <__mcmp+0x2e>
 800c79e:	2301      	movs	r3, #1
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	bd30      	pop	{r4, r5, pc}
 800c7a4:	42a0      	cmp	r0, r4
 800c7a6:	d3f3      	bcc.n	800c790 <__mcmp+0x14>
 800c7a8:	e7fa      	b.n	800c7a0 <__mcmp+0x24>
 800c7aa:	f04f 33ff 	mov.w	r3, #4294967295
 800c7ae:	e7f7      	b.n	800c7a0 <__mcmp+0x24>

0800c7b0 <__mdiff>:
 800c7b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7b4:	460d      	mov	r5, r1
 800c7b6:	4607      	mov	r7, r0
 800c7b8:	4611      	mov	r1, r2
 800c7ba:	4628      	mov	r0, r5
 800c7bc:	4614      	mov	r4, r2
 800c7be:	f7ff ffdd 	bl	800c77c <__mcmp>
 800c7c2:	1e06      	subs	r6, r0, #0
 800c7c4:	d108      	bne.n	800c7d8 <__mdiff+0x28>
 800c7c6:	4631      	mov	r1, r6
 800c7c8:	4638      	mov	r0, r7
 800c7ca:	f7ff fdc1 	bl	800c350 <_Balloc>
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800c7d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7d8:	bfa4      	itt	ge
 800c7da:	4623      	movge	r3, r4
 800c7dc:	462c      	movge	r4, r5
 800c7de:	4638      	mov	r0, r7
 800c7e0:	6861      	ldr	r1, [r4, #4]
 800c7e2:	bfa6      	itte	ge
 800c7e4:	461d      	movge	r5, r3
 800c7e6:	2600      	movge	r6, #0
 800c7e8:	2601      	movlt	r6, #1
 800c7ea:	f7ff fdb1 	bl	800c350 <_Balloc>
 800c7ee:	692b      	ldr	r3, [r5, #16]
 800c7f0:	60c6      	str	r6, [r0, #12]
 800c7f2:	6926      	ldr	r6, [r4, #16]
 800c7f4:	f105 0914 	add.w	r9, r5, #20
 800c7f8:	f104 0214 	add.w	r2, r4, #20
 800c7fc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800c800:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800c804:	f100 0514 	add.w	r5, r0, #20
 800c808:	f04f 0e00 	mov.w	lr, #0
 800c80c:	f852 ab04 	ldr.w	sl, [r2], #4
 800c810:	f859 4b04 	ldr.w	r4, [r9], #4
 800c814:	fa1e f18a 	uxtah	r1, lr, sl
 800c818:	b2a3      	uxth	r3, r4
 800c81a:	1ac9      	subs	r1, r1, r3
 800c81c:	0c23      	lsrs	r3, r4, #16
 800c81e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800c822:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c826:	b289      	uxth	r1, r1
 800c828:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800c82c:	45c8      	cmp	r8, r9
 800c82e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c832:	4694      	mov	ip, r2
 800c834:	f845 3b04 	str.w	r3, [r5], #4
 800c838:	d8e8      	bhi.n	800c80c <__mdiff+0x5c>
 800c83a:	45bc      	cmp	ip, r7
 800c83c:	d304      	bcc.n	800c848 <__mdiff+0x98>
 800c83e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800c842:	b183      	cbz	r3, 800c866 <__mdiff+0xb6>
 800c844:	6106      	str	r6, [r0, #16]
 800c846:	e7c5      	b.n	800c7d4 <__mdiff+0x24>
 800c848:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c84c:	fa1e f381 	uxtah	r3, lr, r1
 800c850:	141a      	asrs	r2, r3, #16
 800c852:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c856:	b29b      	uxth	r3, r3
 800c858:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c85c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800c860:	f845 3b04 	str.w	r3, [r5], #4
 800c864:	e7e9      	b.n	800c83a <__mdiff+0x8a>
 800c866:	3e01      	subs	r6, #1
 800c868:	e7e9      	b.n	800c83e <__mdiff+0x8e>

0800c86a <__d2b>:
 800c86a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c86e:	460e      	mov	r6, r1
 800c870:	2101      	movs	r1, #1
 800c872:	ec59 8b10 	vmov	r8, r9, d0
 800c876:	4615      	mov	r5, r2
 800c878:	f7ff fd6a 	bl	800c350 <_Balloc>
 800c87c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c880:	4607      	mov	r7, r0
 800c882:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c886:	bb34      	cbnz	r4, 800c8d6 <__d2b+0x6c>
 800c888:	9301      	str	r3, [sp, #4]
 800c88a:	f1b8 0300 	subs.w	r3, r8, #0
 800c88e:	d027      	beq.n	800c8e0 <__d2b+0x76>
 800c890:	a802      	add	r0, sp, #8
 800c892:	f840 3d08 	str.w	r3, [r0, #-8]!
 800c896:	f7ff fe00 	bl	800c49a <__lo0bits>
 800c89a:	9900      	ldr	r1, [sp, #0]
 800c89c:	b1f0      	cbz	r0, 800c8dc <__d2b+0x72>
 800c89e:	9a01      	ldr	r2, [sp, #4]
 800c8a0:	f1c0 0320 	rsb	r3, r0, #32
 800c8a4:	fa02 f303 	lsl.w	r3, r2, r3
 800c8a8:	430b      	orrs	r3, r1
 800c8aa:	40c2      	lsrs	r2, r0
 800c8ac:	617b      	str	r3, [r7, #20]
 800c8ae:	9201      	str	r2, [sp, #4]
 800c8b0:	9b01      	ldr	r3, [sp, #4]
 800c8b2:	61bb      	str	r3, [r7, #24]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	bf14      	ite	ne
 800c8b8:	2102      	movne	r1, #2
 800c8ba:	2101      	moveq	r1, #1
 800c8bc:	6139      	str	r1, [r7, #16]
 800c8be:	b1c4      	cbz	r4, 800c8f2 <__d2b+0x88>
 800c8c0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800c8c4:	4404      	add	r4, r0
 800c8c6:	6034      	str	r4, [r6, #0]
 800c8c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c8cc:	6028      	str	r0, [r5, #0]
 800c8ce:	4638      	mov	r0, r7
 800c8d0:	b003      	add	sp, #12
 800c8d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c8da:	e7d5      	b.n	800c888 <__d2b+0x1e>
 800c8dc:	6179      	str	r1, [r7, #20]
 800c8de:	e7e7      	b.n	800c8b0 <__d2b+0x46>
 800c8e0:	a801      	add	r0, sp, #4
 800c8e2:	f7ff fdda 	bl	800c49a <__lo0bits>
 800c8e6:	9b01      	ldr	r3, [sp, #4]
 800c8e8:	617b      	str	r3, [r7, #20]
 800c8ea:	2101      	movs	r1, #1
 800c8ec:	6139      	str	r1, [r7, #16]
 800c8ee:	3020      	adds	r0, #32
 800c8f0:	e7e5      	b.n	800c8be <__d2b+0x54>
 800c8f2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800c8f6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c8fa:	6030      	str	r0, [r6, #0]
 800c8fc:	6918      	ldr	r0, [r3, #16]
 800c8fe:	f7ff fdad 	bl	800c45c <__hi0bits>
 800c902:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800c906:	e7e1      	b.n	800c8cc <__d2b+0x62>

0800c908 <_calloc_r>:
 800c908:	b538      	push	{r3, r4, r5, lr}
 800c90a:	fb02 f401 	mul.w	r4, r2, r1
 800c90e:	4621      	mov	r1, r4
 800c910:	f7fe fb16 	bl	800af40 <_malloc_r>
 800c914:	4605      	mov	r5, r0
 800c916:	b118      	cbz	r0, 800c920 <_calloc_r+0x18>
 800c918:	4622      	mov	r2, r4
 800c91a:	2100      	movs	r1, #0
 800c91c:	f7fe fab9 	bl	800ae92 <memset>
 800c920:	4628      	mov	r0, r5
 800c922:	bd38      	pop	{r3, r4, r5, pc}

0800c924 <__ascii_mbtowc>:
 800c924:	b082      	sub	sp, #8
 800c926:	b901      	cbnz	r1, 800c92a <__ascii_mbtowc+0x6>
 800c928:	a901      	add	r1, sp, #4
 800c92a:	b142      	cbz	r2, 800c93e <__ascii_mbtowc+0x1a>
 800c92c:	b14b      	cbz	r3, 800c942 <__ascii_mbtowc+0x1e>
 800c92e:	7813      	ldrb	r3, [r2, #0]
 800c930:	600b      	str	r3, [r1, #0]
 800c932:	7812      	ldrb	r2, [r2, #0]
 800c934:	1c10      	adds	r0, r2, #0
 800c936:	bf18      	it	ne
 800c938:	2001      	movne	r0, #1
 800c93a:	b002      	add	sp, #8
 800c93c:	4770      	bx	lr
 800c93e:	4610      	mov	r0, r2
 800c940:	e7fb      	b.n	800c93a <__ascii_mbtowc+0x16>
 800c942:	f06f 0001 	mvn.w	r0, #1
 800c946:	e7f8      	b.n	800c93a <__ascii_mbtowc+0x16>

0800c948 <__ascii_wctomb>:
 800c948:	b149      	cbz	r1, 800c95e <__ascii_wctomb+0x16>
 800c94a:	2aff      	cmp	r2, #255	; 0xff
 800c94c:	bf85      	ittet	hi
 800c94e:	238a      	movhi	r3, #138	; 0x8a
 800c950:	6003      	strhi	r3, [r0, #0]
 800c952:	700a      	strbls	r2, [r1, #0]
 800c954:	f04f 30ff 	movhi.w	r0, #4294967295
 800c958:	bf98      	it	ls
 800c95a:	2001      	movls	r0, #1
 800c95c:	4770      	bx	lr
 800c95e:	4608      	mov	r0, r1
 800c960:	4770      	bx	lr
	...

0800c964 <sqrtf>:
 800c964:	b510      	push	{r4, lr}
 800c966:	ed2d 8b02 	vpush	{d8}
 800c96a:	b08a      	sub	sp, #40	; 0x28
 800c96c:	eeb0 8a40 	vmov.f32	s16, s0
 800c970:	f000 f848 	bl	800ca04 <__ieee754_sqrtf>
 800c974:	4b21      	ldr	r3, [pc, #132]	; (800c9fc <sqrtf+0x98>)
 800c976:	f993 4000 	ldrsb.w	r4, [r3]
 800c97a:	1c63      	adds	r3, r4, #1
 800c97c:	d02c      	beq.n	800c9d8 <sqrtf+0x74>
 800c97e:	eeb4 8a48 	vcmp.f32	s16, s16
 800c982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c986:	d627      	bvs.n	800c9d8 <sqrtf+0x74>
 800c988:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c98c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c990:	d522      	bpl.n	800c9d8 <sqrtf+0x74>
 800c992:	2301      	movs	r3, #1
 800c994:	9300      	str	r3, [sp, #0]
 800c996:	4b1a      	ldr	r3, [pc, #104]	; (800ca00 <sqrtf+0x9c>)
 800c998:	9301      	str	r3, [sp, #4]
 800c99a:	ee18 0a10 	vmov	r0, s16
 800c99e:	2300      	movs	r3, #0
 800c9a0:	9308      	str	r3, [sp, #32]
 800c9a2:	f7f3 fd7d 	bl	80004a0 <__aeabi_f2d>
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	b9ac      	cbnz	r4, 800c9e0 <sqrtf+0x7c>
 800c9b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c9b8:	4668      	mov	r0, sp
 800c9ba:	f000 f826 	bl	800ca0a <matherr>
 800c9be:	b1b8      	cbz	r0, 800c9f0 <sqrtf+0x8c>
 800c9c0:	9b08      	ldr	r3, [sp, #32]
 800c9c2:	b11b      	cbz	r3, 800c9cc <sqrtf+0x68>
 800c9c4:	f7fe fa20 	bl	800ae08 <__errno>
 800c9c8:	9b08      	ldr	r3, [sp, #32]
 800c9ca:	6003      	str	r3, [r0, #0]
 800c9cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c9d0:	f7f4 f896 	bl	8000b00 <__aeabi_d2f>
 800c9d4:	ee00 0a10 	vmov	s0, r0
 800c9d8:	b00a      	add	sp, #40	; 0x28
 800c9da:	ecbd 8b02 	vpop	{d8}
 800c9de:	bd10      	pop	{r4, pc}
 800c9e0:	4610      	mov	r0, r2
 800c9e2:	4619      	mov	r1, r3
 800c9e4:	f7f3 fede 	bl	80007a4 <__aeabi_ddiv>
 800c9e8:	2c02      	cmp	r4, #2
 800c9ea:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c9ee:	d1e3      	bne.n	800c9b8 <sqrtf+0x54>
 800c9f0:	f7fe fa0a 	bl	800ae08 <__errno>
 800c9f4:	2321      	movs	r3, #33	; 0x21
 800c9f6:	6003      	str	r3, [r0, #0]
 800c9f8:	e7e2      	b.n	800c9c0 <sqrtf+0x5c>
 800c9fa:	bf00      	nop
 800c9fc:	20000218 	.word	0x20000218
 800ca00:	080154ef 	.word	0x080154ef

0800ca04 <__ieee754_sqrtf>:
 800ca04:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ca08:	4770      	bx	lr

0800ca0a <matherr>:
 800ca0a:	2000      	movs	r0, #0
 800ca0c:	4770      	bx	lr
	...

0800ca10 <_init>:
 800ca10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca12:	bf00      	nop
 800ca14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca16:	bc08      	pop	{r3}
 800ca18:	469e      	mov	lr, r3
 800ca1a:	4770      	bx	lr

0800ca1c <_fini>:
 800ca1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca1e:	bf00      	nop
 800ca20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca22:	bc08      	pop	{r3}
 800ca24:	469e      	mov	lr, r3
 800ca26:	4770      	bx	lr
