<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="9e993be8e39b50e098b43818bfe93de1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="275000032"/>
        <Option Id="HW_ILA" value="DAC_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[15]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[14]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[13]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[12]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[11]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[10]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[9]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[8]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[7]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[6]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[5]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[4]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[3]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[2]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[1]"/>
        <net name="DAC_i/dds_compiler_0_m_axis_data_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="9e993be8e39b50e098b43818bfe93de1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="275000032"/>
        <Option Id="HW_ILA" value="DAC_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[13]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[12]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[11]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[10]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[9]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[8]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[7]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[6]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[5]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[4]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[3]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[2]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[1]"/>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_dat[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="9e993be8e39b50e098b43818bfe93de1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="275000032"/>
        <Option Id="HW_ILA" value="DAC_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DAC_i/processing_system7_0_FCLK_CLK0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="9e993be8e39b50e098b43818bfe93de1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="275000032"/>
        <Option Id="HW_ILA" value="DAC_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_sel"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="9e993be8e39b50e098b43818bfe93de1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="275000032"/>
        <Option Id="HW_ILA" value="DAC_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_rst"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="9e993be8e39b50e098b43818bfe93de1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="275000032"/>
        <Option Id="HW_ILA" value="DAC_i/ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_clk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="9e993be8e39b50e098b43818bfe93de1"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="275000032"/>
        <Option Id="HW_ILA" value="DAC_i/ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="DAC_i/axis_red_pitaya_dac_0_dac_wrt"/>
      </nets>
    </probe>
  </probeset>
</probeData>
