Info: Starting: Create simulation model
Info: qsys-generate F:\prj\tsn_switch_3.0\TSNNic\TSNNic3.0_FPGA_2port_01\RAM9_512.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\prj\tsn_switch_3.0\TSNNic\TSNNic3.0_FPGA_2port_01\RAM9_512 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading TSNNic3.0_FPGA_2port_01/RAM9_512.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: RAM9_512.ram_2port_0: Targeting device family: Arria 10.
: RAM9_512.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: RAM9_512.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: RAM9_512: "Transforming system: RAM9_512"
Info: RAM9_512: Running transform generation_view_transform
Info: RAM9_512: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: RAM9_512: Running transform merlin_avalon_transform
Info: RAM9_512: Running transform merlin_avalon_transform took 0.067s
Info: RAM9_512: "Naming system components in system: RAM9_512"
Info: RAM9_512: "Processing generation queue"
Info: RAM9_512: "Generating: RAM9_512"
Info: RAM9_512: "Generating: RAM9_512_ram_2port_191_fb4km7q"
Info: RAM9_512: Done "RAM9_512" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=F:\prj\tsn_switch_3.0\TSNNic\TSNNic3.0_FPGA_2port_01\RAM9_512\RAM9_512.spd --output-directory=F:/prj/tsn_switch_3.0/TSNNic/TSNNic3.0_FPGA_2port_01/RAM9_512/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=F:\prj\tsn_switch_3.0\TSNNic\TSNNic3.0_FPGA_2port_01\RAM9_512\RAM9_512.spd --output-directory=F:/prj/tsn_switch_3.0/TSNNic/TSNNic3.0_FPGA_2port_01/RAM9_512/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/prj/tsn_switch_3.0/TSNNic/TSNNic3.0_FPGA_2port_01/RAM9_512/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in F:/prj/tsn_switch_3.0/TSNNic/TSNNic3.0_FPGA_2port_01/RAM9_512/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in F:/prj/tsn_switch_3.0/TSNNic/TSNNic3.0_FPGA_2port_01/RAM9_512/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in F:/prj/tsn_switch_3.0/TSNNic/TSNNic3.0_FPGA_2port_01/RAM9_512/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in F:/prj/tsn_switch_3.0/TSNNic/TSNNic3.0_FPGA_2port_01/RAM9_512/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/prj/tsn_switch_3.0/TSNNic/TSNNic3.0_FPGA_2port_01/RAM9_512/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\prj\tsn_switch_3.0\TSNNic\TSNNic3.0_FPGA_2port_01\RAM9_512.qsys --block-symbol-file --output-directory=F:\prj\tsn_switch_3.0\TSNNic\TSNNic3.0_FPGA_2port_01\RAM9_512 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading TSNNic3.0_FPGA_2port_01/RAM9_512.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: RAM9_512.ram_2port_0: Targeting device family: Arria 10.
: RAM9_512.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: RAM9_512.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\prj\tsn_switch_3.0\TSNNic\TSNNic3.0_FPGA_2port_01\RAM9_512.qsys --synthesis=VERILOG --output-directory=F:\prj\tsn_switch_3.0\TSNNic\TSNNic3.0_FPGA_2port_01\RAM9_512 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading TSNNic3.0_FPGA_2port_01/RAM9_512.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: RAM9_512.ram_2port_0: Targeting device family: Arria 10.
: RAM9_512.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: RAM9_512.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: RAM9_512: "Transforming system: RAM9_512"
Info: RAM9_512: Running transform generation_view_transform
Info: RAM9_512: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: RAM9_512: Running transform merlin_avalon_transform
Info: RAM9_512: Running transform merlin_avalon_transform took 0.051s
Info: RAM9_512: "Naming system components in system: RAM9_512"
Info: RAM9_512: "Processing generation queue"
Info: RAM9_512: "Generating: RAM9_512"
Info: RAM9_512: "Generating: RAM9_512_ram_2port_191_fb4km7q"
Info: RAM9_512: Done "RAM9_512" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
