module top_module(
	input a, 
	input b,
	output out
);

	// assign the output of the AND gate to the output signal
	assign out = a & b;

endmodule
