Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 18 18:23:45 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_methodology -file rgb_methodology_drc_routed.rpt -pb rgb_methodology_drc_routed.pb -rpx rgb_methodology_drc_routed.rpx
| Design       : rgb
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 4          |
| TIMING-20 | Warning  | Non-clocked latch             | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on nrst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on rgb_led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on rgb_led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on rgb_led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>


