# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_kara_mult_ram_simulate.do}
# vsim -voptargs=""+acc"" -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_kara_mult_ram xil_defaultlib.glbl 
# Start time: 00:41:26 on Sep 16,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading xil_defaultlib.tb_kara_mult_ram
# Loading xil_defaultlib.kara_mult_ram_top
# Loading sv_std.std
# Loading xil_defaultlib.srl_lut
# Loading xil_defaultlib.karatsuba_top
# Loading xil_defaultlib.kara_mult_66bit
# Loading xil_defaultlib.kara_mult_34bit
# Loading xil_defaultlib.ram_dual
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2
# Loading xil_defaultlib.glbl
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage
# Loading blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading xil_defaultlib.mult_signed_18bit(mult_signed_18bit_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Block Memory Generator module tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# blk_mem_gen_v8_4_2 collision detected at time: 125000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 135000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 145000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 835000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 845000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 855000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 865000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 875000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 885000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 895000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 905000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 915000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 925000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 935000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 945000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 955000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 965000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 975000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 985000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 995000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1005000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1015000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1025000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1715000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1725000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1735000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1745000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1755000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1765000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1775000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1785000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1795000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1805000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1815000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1825000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1835000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1845000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1855000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1865000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1875000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1885000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1895000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1905000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1915000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1925000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1935000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1945000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1955000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1965000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1975000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1985000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 1995000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2005000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2015000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2025000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2035000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2045000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2055000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2065000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2075000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2085000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2095000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2105000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2115000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2125000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2135000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2145000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2155000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2165000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2175000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2185000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2195000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2205000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2215000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2225000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2235000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2245000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2255000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2265000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2275000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2285000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2295000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2305000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2315000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2325000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2335000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2345000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2355000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2365000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2375000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2385000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2395000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2405000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2415000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2425000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2435000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2445000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2455000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2465000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2475000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2485000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2495000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2505000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2515000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2525000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2535000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2545000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2555000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2565000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2575000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2585000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2595000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2605000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2615000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2625000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2635000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2645000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2655000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2665000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2675000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2685000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2695000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2705000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2715000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2725000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2735000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2745000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2755000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2765000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2775000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2785000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 2795000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3485000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3495000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3505000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3515000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3525000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3535000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3545000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3555000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3565000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3575000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3585000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3595000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3605000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3615000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3625000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3635000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3645000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3655000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3665000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 3675000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4365000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4375000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4385000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4395000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4405000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4415000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4425000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4435000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4445000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4455000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4465000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4475000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4485000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4495000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4505000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4515000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4525000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4535000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4545000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4555000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4565000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4575000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4585000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4595000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4605000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4615000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4625000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4635000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4645000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4655000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4665000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4675000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4685000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4695000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4705000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4715000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4725000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4735000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4745000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4755000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4765000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4775000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4785000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4795000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4805000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4815000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4825000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4835000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4845000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4855000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4865000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4875000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4885000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4895000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4905000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4915000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4925000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4935000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4945000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4955000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4965000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4975000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4985000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 4995000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5005000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5015000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5025000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5035000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5045000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5055000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5065000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5075000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5085000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5095000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5105000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5115000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5125000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5135000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5145000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5155000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5165000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5175000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5185000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5195000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5205000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5215000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5225000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5235000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5245000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5255000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5265000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5275000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5285000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5295000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5305000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5315000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5325000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5335000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5345000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5355000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5365000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5375000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5385000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5395000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5405000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5415000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5425000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5435000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5445000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5455000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5465000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5475000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5485000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5495000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5505000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5515000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5525000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5535000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5545000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5555000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5565000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5575000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5585000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5595000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5605000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5615000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5625000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5635000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5645000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5655000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5665000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5675000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5685000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5695000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5705000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5715000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5725000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5735000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5745000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5755000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5765000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5775000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5785000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5795000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5805000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5815000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5825000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5835000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5845000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5855000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5865000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5875000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5885000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5895000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5905000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5915000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5925000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5935000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5945000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5955000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5965000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5975000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5985000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
# blk_mem_gen_v8_4_2 collision detected at time: 5995000, Instance: tb_kara_mult_ram.uut_kara_mult_ram_top.m_mult_dual.inst.native_mem_module.blk_mem_gen_v8_4_2_inst.async_coll, A write address: 0, B  read address: 0
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/in_ram_wr_data
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/in_ram_rd_data
add wave -position 3  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/in_ram_addr
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/out_ram_wr_data
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/out_ram_addr
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/mult_ram_out
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/ram_wr_data
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/ram_wr_addr
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/ram_rd_data
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/ram_rd_addr
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/mult_wr
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/mult_rd
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/u_karatsuba_top/mult_in_a
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/u_karatsuba_top/mult_in_b
add wave -position end  sim:/tb_kara_mult_ram/uut_kara_mult_ram_top/u_karatsuba_top/mult_out
# End time: 00:43:58 on Sep 16,2020, Elapsed time: 0:02:32
# Errors: 0, Warnings: 1
