Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Apps/Xilinix/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 14ea654d900a441dbbed8762ea58b1e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_MEM_behav xil_defaultlib.test_bench_MEM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'read_addr' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/MEM_top.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'write_addr' [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sources_1/new/MEM_top.v:80]
WARNING: [VRFC 10-5021] port 'rd_in' is not connected on this instance [G:/git/AdComputadoras_2019/Tp4_MIPSIV/Src/MIPSIV/MIPSIV.srcs/sim_1/new/test_bench_MEM.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEM_top
Compiling module xil_defaultlib.test_bench_MEM
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_MEM_behav
