/*
 * Data version: 241217_073541
 *
 * Copyright (C) 2017-2025, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
#ifndef SOC_AM275X_CLK_IDS_H
#define SOC_AM275X_CLK_IDS_H

#define CLK_AM275X_GLUELOGIC_HFOSC0_CLK 1
#define CLK_AM275X_GLUELOGIC_LFOSC0_CLKOUT 2
#define CLK_AM275X_GLUELOGIC_RCOSC_CLKOUT 3
#define CLK_AM275X_GLUELOGIC_RCOSC_CLK_1P0V_97P65K 4
#define CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK 5
#define CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_PULSAR_GCLK 6
#define CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK 7
#define CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK 8
#define CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK 9
#define CLK_AM275X_AM275_C7XV_WRAP_0_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK 10
#define CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK 11
#define CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_PULSAR_GCLK 12
#define CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK 13
#define CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK 14
#define CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK 15
#define CLK_AM275X_AM275_C7XV_WRAP_1_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK 16
#define CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 17
#define CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 18
#define CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 19
#define CLK_AM275X_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 20
#define CLK_AM275X_BOARD_0_HFOSC1_CLK_OUT 21
#define CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK0_OUT 22
#define CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK1_OUT 23
#define CLK_AM275X_BOARD_0_AUDIO_EXT_REFCLK2_OUT 24
#define CLK_AM275X_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 25
#define CLK_AM275X_BOARD_0_EXT_REFCLK1_OUT 26
#define CLK_AM275X_BOARD_0_I2C0_SCL_OUT 27
#define CLK_AM275X_BOARD_0_I2C1_SCL_OUT 28
#define CLK_AM275X_BOARD_0_I2C2_SCL_OUT 29
#define CLK_AM275X_BOARD_0_I2C3_SCL_OUT 30
#define CLK_AM275X_BOARD_0_I2C4_SCL_OUT 31
#define CLK_AM275X_BOARD_0_I2C5_SCL_OUT 32
#define CLK_AM275X_BOARD_0_I2C6_SCL_OUT 33
#define CLK_AM275X_BOARD_0_MCASP0_ACLKR_OUT 34
#define CLK_AM275X_BOARD_0_MCASP0_ACLKX_OUT 35
#define CLK_AM275X_BOARD_0_MCASP0_AFSR_OUT 36
#define CLK_AM275X_BOARD_0_MCASP0_AFSX_OUT 37
#define CLK_AM275X_BOARD_0_MCASP1_ACLKR_OUT 38
#define CLK_AM275X_BOARD_0_MCASP1_ACLKX_OUT 39
#define CLK_AM275X_BOARD_0_MCASP1_AFSR_OUT 40
#define CLK_AM275X_BOARD_0_MCASP1_AFSX_OUT 41
#define CLK_AM275X_BOARD_0_MCASP2_ACLKR_OUT 42
#define CLK_AM275X_BOARD_0_MCASP2_ACLKX_OUT 43
#define CLK_AM275X_BOARD_0_MCASP2_AFSR_OUT 44
#define CLK_AM275X_BOARD_0_MCASP2_AFSX_OUT 45
#define CLK_AM275X_BOARD_0_MCASP3_ACLKR_OUT 46
#define CLK_AM275X_BOARD_0_MCASP3_ACLKX_OUT 47
#define CLK_AM275X_BOARD_0_MCASP3_AFSR_OUT 48
#define CLK_AM275X_BOARD_0_MCASP3_AFSX_OUT 49
#define CLK_AM275X_BOARD_0_MCASP4_ACLKR_OUT 50
#define CLK_AM275X_BOARD_0_MCASP4_ACLKX_OUT 51
#define CLK_AM275X_BOARD_0_MCASP4_AFSR_OUT 52
#define CLK_AM275X_BOARD_0_MCASP4_AFSX_OUT 53
#define CLK_AM275X_BOARD_0_MCU_EXT_REFCLK0_OUT 54
#define CLK_AM275X_BOARD_0_MLB0_MLBCLK_OUT 55
#define CLK_AM275X_BOARD_0_MMC0_CLKLB_OUT 56
#define CLK_AM275X_BOARD_0_MMC0_CLK_OUT 57
#define CLK_AM275X_BOARD_0_OSPI0_DQS_OUT 58
#define CLK_AM275X_BOARD_0_OSPI0_LBCLKO_OUT 59
#define CLK_AM275X_BOARD_0_OSPI1_DQS_OUT 60
#define CLK_AM275X_BOARD_0_OSPI1_LBCLKO_OUT 61
#define CLK_AM275X_BOARD_0_RGMII1_RXC_OUT 62
#define CLK_AM275X_BOARD_0_RGMII2_RXC_OUT 63
#define CLK_AM275X_BOARD_0_RMII1_REF_CLK_OUT 64
#define CLK_AM275X_BOARD_0_RMII2_REF_CLK_OUT 65
#define CLK_AM275X_BOARD_0_SPI0_CLK_OUT 66
#define CLK_AM275X_BOARD_0_SPI1_CLK_OUT 67
#define CLK_AM275X_BOARD_0_SPI2_CLK_OUT 68
#define CLK_AM275X_BOARD_0_SPI3_CLK_OUT 69
#define CLK_AM275X_BOARD_0_SPI4_CLK_OUT 70
#define CLK_AM275X_BOARD_0_TCK_OUT 71
#define CLK_AM275X_BOARD_0_WKUP_I2C0_SCL_OUT 72
#define CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF0 73
#define CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_CPTS_GENF1 74
#define CLK_AM275X_CPSW_3GUSS_AM62L_MAIN_0_MDIO_MDCLK_O 75
#define CLK_AM275X_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK 76
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 77
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM 78
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM 79
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM 80
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM 81
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 82
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM 83
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 84
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM 85
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 86
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM 87
#define CLK_AM275X_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM 88
#define CLK_AM275X_EMMCSD8SS_MAIN_0_EMMCSDSS_IO_CLK_O 89
#define CLK_AM275X_FSS_MAIN_0_HYPERBUS1P0_0_HPB_OUT_CLK_N 90
#define CLK_AM275X_FSS_MAIN_0_HYPERBUS1P0_0_HPB_OUT_CLK_P 91
#define CLK_AM275X_FSS_MAIN_0_OSPI_0_OSPI_OCLK_CLK 92
#define CLK_AM275X_FSS_OF_UL_MAIN_0_OSPI0_OCLK_CLK 93
#define CLK_AM275X_MCASP_MAIN_0_MCASP_ACLKR_POUT 94
#define CLK_AM275X_MCASP_MAIN_0_MCASP_ACLKX_POUT 95
#define CLK_AM275X_MCASP_MAIN_0_MCASP_AFSR_POUT 96
#define CLK_AM275X_MCASP_MAIN_0_MCASP_AFSX_POUT 97
#define CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKR_POUT 98
#define CLK_AM275X_MCASP_MAIN_0_MCASP_AHCLKX_POUT 99
#define CLK_AM275X_MCASP_MAIN_1_MCASP_ACLKR_POUT 100
#define CLK_AM275X_MCASP_MAIN_1_MCASP_ACLKX_POUT 101
#define CLK_AM275X_MCASP_MAIN_1_MCASP_AFSR_POUT 102
#define CLK_AM275X_MCASP_MAIN_1_MCASP_AFSX_POUT 103
#define CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKR_POUT 104
#define CLK_AM275X_MCASP_MAIN_1_MCASP_AHCLKX_POUT 105
#define CLK_AM275X_MCASP_MAIN_2_MCASP_ACLKR_POUT 106
#define CLK_AM275X_MCASP_MAIN_2_MCASP_ACLKX_POUT 107
#define CLK_AM275X_MCASP_MAIN_2_MCASP_AFSR_POUT 108
#define CLK_AM275X_MCASP_MAIN_2_MCASP_AFSX_POUT 109
#define CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKR_POUT 110
#define CLK_AM275X_MCASP_MAIN_2_MCASP_AHCLKX_POUT 111
#define CLK_AM275X_MCASP_MAIN_3_MCASP_ACLKR_POUT 112
#define CLK_AM275X_MCASP_MAIN_3_MCASP_ACLKX_POUT 113
#define CLK_AM275X_MCASP_MAIN_3_MCASP_AFSR_POUT 114
#define CLK_AM275X_MCASP_MAIN_3_MCASP_AFSX_POUT 115
#define CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKR_POUT 116
#define CLK_AM275X_MCASP_MAIN_3_MCASP_AHCLKX_POUT 117
#define CLK_AM275X_MCASP_MAIN_4_MCASP_ACLKR_POUT 118
#define CLK_AM275X_MCASP_MAIN_4_MCASP_ACLKX_POUT 119
#define CLK_AM275X_MCASP_MAIN_4_MCASP_AFSR_POUT 120
#define CLK_AM275X_MCASP_MAIN_4_MCASP_AFSX_POUT 121
#define CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKR_POUT 122
#define CLK_AM275X_MCASP_MAIN_4_MCASP_AHCLKX_POUT 123
#define CLK_AM275X_MSHSI2C_MAIN_0_PORSCL 124
#define CLK_AM275X_MSHSI2C_MAIN_1_PORSCL 125
#define CLK_AM275X_MSHSI2C_MAIN_2_PORSCL 126
#define CLK_AM275X_MSHSI2C_MAIN_3_PORSCL 127
#define CLK_AM275X_MSHSI2C_MAIN_4_PORSCL 128
#define CLK_AM275X_MSHSI2C_MAIN_5_PORSCL 129
#define CLK_AM275X_MSHSI2C_MAIN_6_PORSCL 130
#define CLK_AM275X_MSHSI2C_WKUP_0_PORSCL 131
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTVCOP_CLK 132
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_0_FOUTPOSTDIV_CLK 133
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTVCOP_CLK 134
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_1_FOUTPOSTDIV_CLK 135
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_14_FOUTVCOP_CLK 136
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_15_FOUTVCOP_CLK 137
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTVCOP_CLK 138
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_2_FOUTPOSTDIV_CLK 139
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_7_FOUTVCOP_CLK 140
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MCU_0_FOUTVCOP_CLK 141
#define CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK 142
#define CLK_AM275X_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 143
#define CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 144
#define CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 145
#define CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 146
#define CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 147
#define CLK_AM275X_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK 148
#define CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 149
#define CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 150
#define CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 151
#define CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 152
#define CLK_AM275X_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK 153
#define CLK_AM275X_RL2_OF_CBA4_MAIN_R5_0_CORE0_TAGMEM_CLK 154
#define CLK_AM275X_RL2_OF_CBA4_MAIN_R5_0_CORE1_TAGMEM_CLK 155
#define CLK_AM275X_RL2_OF_CBA4_MAIN_R5_1_CORE0_TAGMEM_CLK 156
#define CLK_AM275X_RL2_OF_CBA4_MAIN_R5_1_CORE1_TAGMEM_CLK 157
#define CLK_AM275X_SPI_MAIN_0_IO_CLKSPIO_CLK 158
#define CLK_AM275X_SPI_MAIN_1_IO_CLKSPIO_CLK 159
#define CLK_AM275X_SPI_MAIN_2_IO_CLKSPIO_CLK 160
#define CLK_AM275X_SPI_MAIN_3_IO_CLKSPIO_CLK 161
#define CLK_AM275X_SPI_MAIN_4_IO_CLKSPIO_CLK 162
#define CLK_AM275X_ATL_AWS_SEL_OUT0 163
#define CLK_AM275X_ATL_AWS_SEL_OUT1 164
#define CLK_AM275X_ATL_AWS_SEL_OUT2 165
#define CLK_AM275X_ATL_AWS_SEL_OUT3 166
#define CLK_AM275X_ATL_BWS_SEL_OUT0 167
#define CLK_AM275X_ATL_BWS_SEL_OUT1 168
#define CLK_AM275X_ATL_BWS_SEL_OUT2 169
#define CLK_AM275X_ATL_BWS_SEL_OUT3 170
#define CLK_AM275X_CLK_32K_RC_SEL_OUT0 171
#define CLK_AM275X_MAIN_EMMCSD0_IO_CLKLB_SEL_OUT0 172
#define CLK_AM275X_MAIN_OSPI0_LB_CLK_SEL_OUT0 173
#define CLK_AM275X_MAIN_OSPI1_LB_CLK_SEL_OUT0 174
#define CLK_AM275X_MAIN_PLL4_HFOSC_SEL_OUT0 175
#define CLK_AM275X_MAIN_USB0_REFCLK_SEL_OUT0 176
#define CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT0 177
#define CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT1 178
#define CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT2 179
#define CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT3 180
#define CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT4 181
#define CLK_AM275X_MAIN_WWDTCLKN_SEL_OUT5 182
#define CLK_AM275X_MCASPN_AHCLKR_SEL_OUT0 183
#define CLK_AM275X_MCASPN_AHCLKR_SEL_OUT1 184
#define CLK_AM275X_MCASPN_AHCLKR_SEL_OUT2 185
#define CLK_AM275X_MCASPN_AHCLKR_SEL_OUT3 186
#define CLK_AM275X_MCASPN_AHCLKR_SEL_OUT4 187
#define CLK_AM275X_MCASPN_AHCLKX_SEL_OUT0 188
#define CLK_AM275X_MCASPN_AHCLKX_SEL_OUT1 189
#define CLK_AM275X_MCASPN_AHCLKX_SEL_OUT2 190
#define CLK_AM275X_MCASPN_AHCLKX_SEL_OUT3 191
#define CLK_AM275X_MCASPN_AHCLKX_SEL_OUT4 192
#define CLK_AM275X_MCASPN_AUXCLK_SEL_OUT0 193
#define CLK_AM275X_MCASPN_AUXCLK_SEL_OUT1 194
#define CLK_AM275X_MCASPN_AUXCLK_SEL_OUT2 195
#define CLK_AM275X_MCASPN_AUXCLK_SEL_OUT3 196
#define CLK_AM275X_MCASPN_AUXCLK_SEL_OUT4 197
#define CLK_AM275X_SPI0_CLK_LPBK_SEL_OUT0 198
#define CLK_AM275X_SPI1_CLK_LPBK_SEL_OUT0 199
#define CLK_AM275X_SPI2_CLK_LPBK_SEL_OUT0 200
#define CLK_AM275X_SPI3_CLK_LPBK_SEL_OUT0 201
#define CLK_AM275X_SPI4_CLK_LPBK_SEL_OUT0 202
#define CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK 203
#define CLK_AM275X_HSDIV1_16FFT_MAIN_14_HSDIVOUT1_CLK 204
#define CLK_AM275X_HSDIV1_16FFT_MAIN_7_HSDIVOUT0_CLK 205
#define CLK_AM275X_HSDIV1_16FFT_MAIN_7_HSDIVOUT1_CLK 206
#define CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK 207
#define CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT1_CLK 208
#define CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK 209
#define CLK_AM275X_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK 210
#define CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 211
#define CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 212
#define CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 213
#define CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 214
#define CLK_AM275X_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 215
#define CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 216
#define CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 217
#define CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 218
#define CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 219
#define CLK_AM275X_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK 220
#define CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 221
#define CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK 222
#define CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 223
#define CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK 224
#define CLK_AM275X_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 225
#define CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK 226
#define CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK 227
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MAIN_4_FOUTVCOP_CLK 228
#define CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK 229
#define CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 230
#define CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_SYSCLKOUT_CLK 231
#define CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 232
#define CLK_AM275X_ADC_CLK_SEL_OUT0 233
#define CLK_AM275X_CLKOUT0_CTRL_OUT0 234
#define CLK_AM275X_MAIN_EMMCSD0_REFCLK_SEL_OUT0 235
#define CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT0 236
#define CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT1 237
#define CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT2 238
#define CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT3 239
#define CLK_AM275X_MAIN_MCANN_CLK_SEL_OUT4 240
#define CLK_AM275X_MAIN_OSPI_REF_CLK_SEL_OUT0 241
#define CLK_AM275X_MAIN_OSPI_REF_CLK_SEL_OUT1 242
#define CLK_AM275X_MCU_OBSCLK_MUX_SEL_OUT0 243
#define CLK_AM275X_R5SS_CLK_SEL_OUT0 244
#define CLK_AM275X_R5SS_CLK_SEL_OUT1 245
#define CLK_AM275X_USART_CLK_DIV_OUT0 246
#define CLK_AM275X_USART_CLK_DIV_OUT1 247
#define CLK_AM275X_USART_CLK_DIV_OUT2 248
#define CLK_AM275X_USART_CLK_DIV_OUT3 249
#define CLK_AM275X_USART_CLK_DIV_OUT4 250
#define CLK_AM275X_USART_CLK_DIV_OUT5 251
#define CLK_AM275X_USART_CLK_DIV_OUT6 252
#define CLK_AM275X_WKUP_CLKOUT_SEL_OUT0 253
#define CLK_AM275X_WKUP_CLKOUT_SEL_IO_OUT0 254
#define CLK_AM275X_WKUP_CLKSEL_OUT0 255
#define CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT0_CLK 256
#define CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT1_CLK 257
#define CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT2_CLK 258
#define CLK_AM275X_HSDIV3_16FFT_MAIN_4_HSDIVOUT3_CLK 259
#define CLK_AM275X_ASRC_SYNC_DIV_OUT0 260
#define CLK_AM275X_ATL_CLK_SEL_OUT0 261
#define CLK_AM275X_AUDIO_REFCLKN_OUT0 262
#define CLK_AM275X_AUDIO_REFCLKN_OUT1 263
#define CLK_AM275X_AUDIO_REFCLKN_OUT2 264
#define CLK_AM275X_MAIN_CPSW_CPTS_CLK_SEL_OUT0 265
#define CLK_AM275X_MAIN_OBSCLK0_MUX_SEL_OUT0 266
#define CLK_AM275X_MAIN_OBSCLK_DIV_OUT0 267
#define CLK_AM275X_MAIN_OBSCLK_OUTMUX_SEL_OUT0 268
#define CLK_AM275X_MAIN_OBSCLK_OUTMUX_SEL_OUT1 269
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT0 270
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT1 271
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT10 272
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT11 273
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT12 274
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT13 275
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT14 276
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT15 277
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT2 278
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT3 279
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT4 280
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT5 281
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT6 282
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT7 283
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT8 284
#define CLK_AM275X_MAIN_TIMERCLKN_SEL_OUT9 285
#define CLK_AM275X_MAIN_USART0_FCLK_SEL_OUT0 286
#define CLK_AM275X_MAIN_USART1_FCLK_SEL_OUT0 287
#define CLK_AM275X_MAIN_USART2_FCLK_SEL_OUT0 288
#define CLK_AM275X_MAIN_USART3_FCLK_SEL_OUT0 289
#define CLK_AM275X_MAIN_USART4_FCLK_SEL_OUT0 290
#define CLK_AM275X_MAIN_USART5_FCLK_SEL_OUT0 291
#define CLK_AM275X_MAIN_USART6_FCLK_SEL_OUT0 292
#define CLK_AM275X_MCU_OBSCLK_DIV_OUT0 293
#define CLK_AM275X_MCU_OBSCLK_OUTMUX_SEL_OUT0 294
#define CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT0 295
#define CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT1 296
#define CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT2 297
#define CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT3 298
#define CLK_AM275X_MCASPN_AUXCLK_LOCAL_SEL_OUT4 299
#define CLK_AM275X_ASRC0_RXSYNC_SEL_OUT0 300
#define CLK_AM275X_ASRC0_RXSYNC_SEL_OUT1 301
#define CLK_AM275X_ASRC0_RXSYNC_SEL_OUT2 302
#define CLK_AM275X_ASRC0_RXSYNC_SEL_OUT3 303
#define CLK_AM275X_ASRC0_TXSYNC_SEL_OUT0 304
#define CLK_AM275X_ASRC0_TXSYNC_SEL_OUT1 305
#define CLK_AM275X_ASRC0_TXSYNC_SEL_OUT2 306
#define CLK_AM275X_ASRC0_TXSYNC_SEL_OUT3 307
#define CLK_AM275X_ASRC1_RXSYNC_SEL_OUT0 308
#define CLK_AM275X_ASRC1_RXSYNC_SEL_OUT1 309
#define CLK_AM275X_ASRC1_RXSYNC_SEL_OUT2 310
#define CLK_AM275X_ASRC1_RXSYNC_SEL_OUT3 311
#define CLK_AM275X_ASRC1_TXSYNC_SEL_OUT0 312
#define CLK_AM275X_ASRC1_TXSYNC_SEL_OUT1 313
#define CLK_AM275X_ASRC1_TXSYNC_SEL_OUT2 314
#define CLK_AM275X_ASRC1_TXSYNC_SEL_OUT3 315
#define CLK_AM275X_MAIN_TIMER11_CASCADE_OUT0 316
#define CLK_AM275X_MAIN_TIMER13_CASCADE_OUT0 317
#define CLK_AM275X_MAIN_TIMER15_CASCADE_OUT0 318
#define CLK_AM275X_MAIN_TIMER1_CASCADE_OUT0 319
#define CLK_AM275X_MAIN_TIMER3_CASCADE_OUT0 320
#define CLK_AM275X_MAIN_TIMER5_CASCADE_OUT0 321
#define CLK_AM275X_MAIN_TIMER7_CASCADE_OUT0 322
#define CLK_AM275X_MAIN_TIMER9_CASCADE_OUT0 323
#define CLK_AM275X_MCASP0_AUXCLK_GF_SEL_OUT0 324
#define CLK_AM275X_MCASP1_AUXCLK_GF_SEL_OUT0 325
#define CLK_AM275X_MCASP2_AUXCLK_GF_SEL_OUT0 326
#define CLK_AM275X_MCASP3_AUXCLK_GF_SEL_OUT0 327
#define CLK_AM275X_MCASP4_AUXCLK_GF_SEL_OUT0 328
#define CLK_AM275X_MAIN_GTCCLK_SEL_OUT0 329
#define CLK_AM275X_MCU_GPIO0_CLKSEL_OUT0 330
#define CLK_AM275X_RTC_CLK_SEL_OUT0 331
#define CLK_AM275X_WKUP_CLKSEL_R5FSS_OUT0 332
#define CLK_AM275X_WKUP_WWDTCLK_SEL_OUT0 333
#define CLK_AM275X_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM 334
#define CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK 335
#define CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK 336
#define CLK_AM275X_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 337
#define CLK_AM275X_PLLFRACF2_SSMOD_16FFT_MCU_0_FOUTPOSTDIV_CLK 338
#define CLK_AM275X_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK 339
#define CLK_AM275X_POSTDIV1_16FFT_MCU_0_HSDIVOUT6_CLK 340
#define CLK_AM275X_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV24_CLK_CLK 341
#define CLK_AM275X_WKUP_TIMERCLKN_SEL_OUT0 342
#define CLK_AM275X_WKUP_TIMERCLKN_SEL_OUT1 343
#define CLK_AM275X_WKUP_TIMER1_CASCADE_OUT0 344
#define CLK_AM275X_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV24_CLK_CLK 345

#endif /* SOC_AM275X_CLK_IDS_H */
