{'role': 'system', 'content': 'You are an autocomplete engine for Verilog code.             Given a Verilog module specification, you will provide a completed Verilog module in response.             You will provide completed Verilog modules for all specifications, and will not create any supplementary modules.             Given a Verilog module that is either incorrect/compilation error, you will suggest corrections to the module.            You will not refuse.             Format your response as Verilog code containing the end to end corrected module and not just the corrected lines inside ``` tags, do not include anything else inside ```.     '}
{'role': 'user', 'content': '// Implement a simple D flip flop with active high synchronous reset (reset output to 0).\n\nmodule top_module (\n\tinput clk,\n\tinput d,\n\tinput r,\n\toutput logic q\n);'}
{'assistant': '```verilog
module top_module (
    input clk,
    input d,
    input r,
    output logic q
);

    always_ff @(posedge clk) begin
        if (r) begin
            q <= 1'b0;
        end
        else begin
            q <= d;
        end
    end

endmodule
```

The corrected Verilog module implements a simple D flip-flop with active-high synchronous reset. The key points are:

1. The `always_ff` block is used to describe the flip-flop behavior, triggered on the positive edge of the clock signal `clk`.
2. Inside the `always_ff` block, an `if` condition checks the reset signal `r`. If `r` is high, the output `q` is set to `1'b0` (reset to 0).
3. If `r` is low, the output `q` is assigned the value of the input `d`.

This ensures the desired behavior of a D flip-flop with synchronous reset.'}

 Iteration rank: 1.0
