{"cursor":"20769","size":15,"audio":[],"currentlang":"en","article":"\n\nIn the history of computer hardware, some early reduced instruction set computer\ncentral processing units (RISC CPUs) used a very similar architectural solution,\nnow called a 'classic RISC pipeline'. Those CPUs were: MIPS, SPARC, Motorola\n88000, and later DLX.\n\nEach of these classic scalar RISC designs fetched and attempted to execute one\ninstruction per cycle. The main common concept of each design was a five-stage\nexecution instruction pipeline. During operation, each pipeline stage would work\non one instruction at a time.\n\nEach of these stages consisted of an initial set of flip-flops, and\ncombinational logic which operated on the outputs of those flops.\n","linknr":156,"url":"Classic_RISC_pipeline","recorded":1363546512,"links":["/w/index.php?title=Classic_RISC_pipeline&action=edit","/w/index.php?title=Classic_RISC_pipeline&action=edit","//en.wikipedia.org/apple-touch-icon.png","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.wikihiero%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-head","#p-search","//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//en.wikipedia.org/w/index.php?title=Classic_RISC_pipeline&action=edit","/wiki/Help:Introduction_to_referencing/1","/wiki/Template:Citation_needed","/wiki/Wikipedia:Verifiability#Burden_of_evidence","//upload.wikimedia.org/wikipedia/commons/thumb/a/a4/Text_document_with_red_question_mark.svg/40px-Text_document_with_red_question_mark.svg.png","/wiki/Wikipedia:Citing_sources","/wiki/Wikipedia:External_links","/wiki/Wikipedia:Citing_sources#Inline_citations","/wiki/Wikipedia:WikiProject_Fact_and_Reference_Check","/wiki/History_of_computing_hardware","/wiki/Reduced_instruction_set_computer","/wiki/Central_processing_unit","/wiki/MIPS_architecture","/wiki/SPARC","/wiki/88000","/wiki/DLX","/wiki/Cycles_per_instruction","/wiki/Instruction_pipeline","/wiki/Flip-flop_(electronics)","#The_classic_five_stage_RISC_pipeline","#Instruction_fetch","#Decode","#Execute","#Memory_Access","#Writeback","#Hazards","#Structural_Hazards","#Data_Hazards","#Solution_A._Bypassing","#Solution_B._Pipeline_Interlock","#Control_hazards","#Exceptions","#Cache_miss_handling","#References","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=1","/wiki/File:Fivestagespipeline.png","//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/400px-Fivestagespipeline.png","/wiki/File:Fivestagespipeline.png","//bits.wikimedia.org/static-1.21wmf10/skins/common/images/magnify-clip.png","/wiki/RISC","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=2","/wiki/Program_Counter","/wiki/Branch_prediction","/wiki/Branch_target_predictor","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=3","/wiki/Microcode","/wiki/Register_file","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=4","/wiki/Arithmetic_logic_unit","/wiki/Floating-point","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=5","/wiki/CPU_cache","/wiki/Static_RAM","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=6","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=7","/wiki/Hazard_(computer_architecture)","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=8","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=9","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=10","/wiki/File:Pipeline_Data_Hazard.svg","//upload.wikimedia.org/wikipedia/commons/thumb/a/a4/Pipeline_Data_Hazard.svg/300px-Pipeline_Data_Hazard.svg.png","/wiki/Bubble_(computing)","/wiki/File:Data_Forwarding_(One_Stage).svg","//upload.wikimedia.org/wikipedia/commons/thumb/c/c3/Data_Forwarding_%28One_Stage%29.svg/320px-Data_Forwarding_%28One_Stage%29.svg.png","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=11","/wiki/File:Data_Forwarding_(Two_Stage,_error).svg","//upload.wikimedia.org/wikipedia/commons/thumb/1/15/Data_Forwarding_%28Two_Stage%2C_error%29.svg/320px-Data_Forwarding_%28Two_Stage%2C_error%29.svg.png","/wiki/File:Data_Forwarding_(Two_Stage).svg","//upload.wikimedia.org/wikipedia/commons/thumb/d/d0/Data_Forwarding_%28Two_Stage%29.svg/370px-Data_Forwarding_%28Two_Stage%29.svg.png","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=12","/wiki/Instructions_per_cycle","/wiki/Branch_delay_slot","/wiki/Wikipedia:Avoid_weasel_words","/wiki/Superscalar","/wiki/DEC_Alpha","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=13","/wiki/Large_integer","/wiki/Lisp_(programming_language)","/wiki/Scheme_(programming_language)","/wiki/Virtual_memory","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=14","/w/index.php?title=Classic_RISC_pipeline&action=edit&section=15","/wiki/Special:BookSources/9780123838728","http://en.wikipedia.org/w/index.php?title=Classic_RISC_pipeline&oldid=543228229","/wiki/Help:Categories","/wiki/Category:Instruction_processing","/wiki/Category:Articles_needing_additional_references_from_December_2012","/wiki/Category:All_articles_needing_additional_references","/wiki/Category:Articles_lacking_in-text_citations_from_December_2012","/wiki/Category:All_articles_lacking_in-text_citations","/wiki/Category:Articles_with_specifically_marked_weasel-worded_phrases_from_May_2012","/w/index.php?title=Special:UserLogin&returnto=Classic+RISC+pipeline&type=signup","/w/index.php?title=Special:UserLogin&returnto=Classic+RISC+pipeline","/wiki/Classic_RISC_pipeline","/wiki/Talk:Classic_RISC_pipeline","#","/wiki/Classic_RISC_pipeline","/w/index.php?title=Classic_RISC_pipeline&action=edit","/w/index.php?title=Classic_RISC_pipeline&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.21wmf11/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/Classic_RISC_pipeline","/wiki/Special:RecentChangesLinked/Classic_RISC_pipeline","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=Classic_RISC_pipeline&oldid=543228229","/w/index.php?title=Classic_RISC_pipeline&action=info","/w/index.php?title=Special:Cite&page=Classic_RISC_pipeline&id=543228229","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=Classic+RISC+pipeline","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=Classic+RISC+pipeline&oldid=543228229&writer=rl","/w/index.php?title=Classic_RISC_pipeline&printable=yes","//uk.wikipedia.org/wiki/%D0%9A%D0%BE%D0%BD%D0%B2%D0%B5%D1%94%D1%80_%D0%BA%D0%BE%D0%BC%D0%B0%D0%BD%D0%B4","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//www.wikimediafoundation.org/","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","http://en.m.wikipedia.org/wiki/Classic_RISC_pipeline","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.21wmf11/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=skins.vector&only=scripts&skin=vector&*","/w/index.php?title=MediaWiki:Gadget-ReferenceTooltips.js&action=raw&ctype=text/javascript&508635914","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["computing","programming_language","programming_language","computer_architecture","electronics"],"pdf":[],"categories":["Instruction processing|Pipeline Classic RISK"],"headings":["The classic five stage RISC pipeline","Hazards","Exceptions","Cache miss handling","References"],"image":["//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/a/a4/Text_document_with_red_question_mark.svg/40px-Text_document_with_red_question_mark.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/400px-Fivestagespipeline.png","//bits.wikimedia.org/static-1.21wmf10/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/a/a4/Pipeline_Data_Hazard.svg/300px-Pipeline_Data_Hazard.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/c/c3/Data_Forwarding_%28One_Stage%29.svg/320px-Data_Forwarding_%28One_Stage%29.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/1/15/Data_Forwarding_%28Two_Stage%2C_error%29.svg/320px-Data_Forwarding_%28Two_Stage%2C_error%29.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/d/d0/Data_Forwarding_%28Two_Stage%29.svg/370px-Data_Forwarding_%28Two_Stage%29.svg.png","//bits.wikimedia.org/static-1.21wmf11/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.21wmf11/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["flip-flop","electronics"],["hazard","computer_architecture"],["bubble","computing"],["lisp","programming_language"],["scheme","programming_language"]],"members":["bubble","scheme","lisp","hazard"],"related":["History_of_computing_hardware","Reduced_instruction_set_computer","Central_processing_unit","MIPS_architecture","SPARC","88000","DLX","Cycles_per_instruction","Instruction_pipeline","Flip-flop_(electronics)","Program_Counter","Branch_prediction","Branch_target_predictor","Microcode","Register_file","Arithmetic_logic_unit","Floating-point","CPU_cache","Static_RAM","Hazard_(computer_architecture)","Bubble_(computing)","Instructions_per_cycle","Branch_delay_slot","Superscalar","DEC_Alpha","Large_integer","Lisp_(programming_language)","Scheme_(programming_language)","Virtual_memory"]}