Vivado Simulator 2018.1
Time resolution is 1 ps
 Time Clk Rstb Valid Ready Last Data
       0.0ns 0 0 0 1 0 00000000000000000000000000000000
      50.0ns 1 0 0 1 0 00000000000000000000000000000000
     100.0ns 0 0 0 1 0 00000000000000000000000000000000
     150.0ns 1 0 0 1 0 00000000000000000000000000000000
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
     200.0ns 0 0 0 1 0 00000000000000000000000000000000
     250.0ns 1 0 0 1 0 00000000000000000000000000000000
     300.0ns 0 0 0 1 0 00000000000000000000000000000000
     350.0ns 1 0 0 1 0 00000000000000000000000000000000
     400.0ns 0 0 0 1 0 00000000000000000000000000000000
     450.0ns 1 0 0 1 0 00000000000000000000000000000000
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 451622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
     500.0ns 0 0 0 1 0 00000000000000000000000000000000
     550.0ns 1 0 0 1 0 00000000000000000000000000000000
     600.0ns 0 0 0 1 0 00000000000000000000000000000000
     650.0ns 1 0 0 1 0 00000000000000000000000000000000
     700.0ns 0 0 0 1 0 00000000000000000000000000000000
     750.0ns 1 0 0 1 0 00000000000000000000000000000000
     800.0ns 0 0 0 1 0 00000000000000000000000000000000
     850.0ns 1 0 0 1 0 00000000000000000000000000000000
     900.0ns 0 0 0 1 0 00000000000000000000000000000000
     950.0ns 1 0 0 1 0 00000000000000000000000000000000
    1000.0ns 0 0 0 1 0 00000000000000000000000000000000
    1050.0ns 1 0 0 1 0 00000000000000000000000000000000
    1100.0ns 0 0 0 1 0 00000000000000000000000000000000
    1150.0ns 1 0 0 1 0 00000000000000000000000000000000
    1200.0ns 0 0 0 1 0 00000000000000000000000000000000
    1250.0ns 1 0 0 1 0 00000000000000000000000000000000
    1300.0ns 0 0 0 1 0 00000000000000000000000000000000
    1350.0ns 1 0 0 1 0 00000000000000000000000000000000
    1400.0ns 0 0 0 1 0 00000000000000000000000000000000
    1450.0ns 1 0 0 1 0 00000000000000000000000000000000
    1500.0ns 0 0 0 1 0 00000000000000000000000000000000
    1550.0ns 1 0 0 1 0 00000000000000000000000000000000
    1600.0ns 0 0 0 1 0 00000000000000000000000000000000
    1650.0ns 1 0 0 1 0 00000000000000000000000000000000
    1700.0ns 0 0 0 1 0 00000000000000000000000000000000
    1750.0ns 1 0 0 1 0 00000000000000000000000000000000
    1800.0ns 0 0 0 1 0 00000000000000000000000000000000
    1850.0ns 1 0 0 1 0 00000000000000000000000000000000
    1900.0ns 0 0 0 1 0 00000000000000000000000000000000
    1950.0ns 1 0 0 1 0 00000000000000000000000000000000
    2000.0ns 0 1 0 1 0 00000000000000000000000000000000
    2050.0ns 1 1 0 1 0 00000000000000000000000000000000
    2100.0ns 0 1 0 1 0 00000000000000000000000000000000
    2150.0ns 1 1 0 1 0 00000000000000000000000000000000
    2200.0ns 0 1 0 1 0 00000000000000000000000000000000
    2250.0ns 1 1 0 1 0 00000000000000000000000000000000
    2300.0ns 0 1 0 1 0 00000000000000000000000000000000
    2350.0ns 1 1 0 1 0 00000000000000000000000000000000
    2400.0ns 0 1 0 1 0 00000000000000000000000000000000
    2450.0ns 1 1 0 1 0 00000000000000000000000000000000
    2500.0ns 0 1 0 1 0 00000000000000000000000000000000
    2550.0ns 1 1 0 1 0 00000000000000000000000000000000
    2600.0ns 0 1 0 1 0 00000000000000000000000000000000
    2650.0ns 1 1 0 1 0 00000000000000000000000000000000
    2700.0ns 0 1 0 1 0 00000000000000000000000000000000
    2750.0ns 1 1 0 1 0 00000000000000000000000000000000
    2800.0ns 0 1 0 1 0 00000000000000000000000000000000
    2850.0ns 1 1 0 1 0 00000000000000000000000000000000
    2900.0ns 0 1 0 1 0 00000000000000000000000000000000
    2950.0ns 1 1 0 1 0 00000000000000000000000000000000
    3000.0ns 0 1 0 1 0 00000000000000000000000000000000
    3050.0ns 1 1 0 1 0 00000000000000000000000000000000
    3100.0ns 0 1 0 1 0 00000000000000000000000000000000
    3150.0ns 1 1 0 1 0 00000000000000000000000000000000
    3200.0ns 0 1 0 1 0 00000000000000000000000000000000
    3250.0ns 1 1 0 1 0 00000000000000000000000000000000
    3300.0ns 0 1 0 1 0 00000000000000000000000000000000
    3350.0ns 1 1 0 1 0 00000000000000000000000000000000
    3400.0ns 0 1 0 1 0 00000000000000000000000000000000
    3450.0ns 1 1 0 1 0 00000000000000000000000000000000
    3500.0ns 0 1 0 1 0 00000000000000000000000000000000
    3550.0ns 1 1 0 1 0 00000000000000000000000000000000
    3600.0ns 0 1 0 1 0 00000000000000000000000000000000
    3650.0ns 1 1 0 1 0 00000000000000000000000000000000
    3700.0ns 0 1 0 1 0 00000000000000000000000000000000
    3750.0ns 1 1 0 1 0 00000000000000000000000000000000
    3800.0ns 0 1 0 1 0 00000000000000000000000000000000
    3850.0ns 1 1 0 1 0 00000000000000000000000000000000
    3900.0ns 0 1 0 1 0 00000000000000000000000000000000
    3950.0ns 1 1 0 1 0 00000000000000000000000000000000
    4000.0ns 0 1 1 1 0 00000000000000000000000000000000
    4050.0ns 1 1 1 1 0 00000000000000000000000000000000
    4100.0ns 0 1 1 1 0 00000000000000000000000000000001
    4150.0ns 1 1 1 1 0 00000000000000000000000000000001
    4200.0ns 0 1 1 1 0 00000000000000000000000000000010
    4250.0ns 1 1 1 1 0 00000000000000000000000000000010
    4300.0ns 0 1 1 1 0 00000000000000000000000000000011
    4350.0ns 1 1 1 1 0 00000000000000000000000000000011
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 4351539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 4351539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 4351539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
    4400.0ns 0 1 1 1 0 00000000000000000000000000000100
    4450.0ns 1 1 1 1 0 00000000000000000000000000000100
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 4451539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4500.0ns 0 1 1 1 0 00000000000000000000000000000101
    4550.0ns 1 1 1 1 0 00000000000000000000000000000101
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 4551539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4600.0ns 0 1 1 1 0 00000000000000000000000000000110
    4650.0ns 1 1 1 1 0 00000000000000000000000000000110
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 4651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4700.0ns 0 1 1 1 0 00000000000000000000000000000111
    4750.0ns 1 1 1 1 0 00000000000000000000000000000111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 4751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 4751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4800.0ns 0 1 1 1 0 00000000000000000000000000001000
    4850.0ns 1 1 1 1 0 00000000000000000000000000001000
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 4851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    4900.0ns 0 1 1 1 0 00000000000000000000000000001001
    4950.0ns 1 1 1 1 0 00000000000000000000000000001001
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 4951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5000.0ns 0 1 1 1 0 00000000000000000000000000001010
    5050.0ns 1 1 1 1 0 00000000000000000000000000001010
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 5051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5100.0ns 0 1 1 1 0 00000000000000000000000000001011
    5150.0ns 1 1 1 1 0 00000000000000000000000000001011
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 5151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 5151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 5151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 5151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 5151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 5151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 5151539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 5151539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 5151539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
    5200.0ns 0 1 1 1 0 00000000000000000000000000001100
    5250.0ns 1 1 1 1 0 00000000000000000000000000001100
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 5251539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5300.0ns 0 1 1 1 0 00000000000000000000000000001101
    5350.0ns 1 1 1 1 0 00000000000000000000000000001101
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 5351539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5400.0ns 0 1 1 1 0 00000000000000000000000000001110
    5450.0ns 1 1 1 1 0 00000000000000000000000000001110
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 5451539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5500.0ns 0 1 1 1 0 00000000000000000000000000001111
    5550.0ns 1 1 1 1 0 00000000000000000000000000001111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 5551539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 5551539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5600.0ns 0 1 1 1 0 00000000000000000000000000010000
    5650.0ns 1 1 1 1 0 00000000000000000000000000010000
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 5651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5700.0ns 0 1 1 1 0 00000000000000000000000000010001
    5750.0ns 1 1 1 1 0 00000000000000000000000000010001
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 5751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5800.0ns 0 1 1 1 0 00000000000000000000000000010010
    5850.0ns 1 1 1 1 0 00000000000000000000000000010010
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 5851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    5900.0ns 0 1 1 1 0 00000000000000000000000000010011
    5950.0ns 1 1 1 1 0 00000000000000000000000000010011
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 5951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 5951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 5951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 5951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 5951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 5951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 5951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 5951539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 5951539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 5951539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
    6000.0ns 0 1 1 1 0 00000000000000000000000000010100
    6050.0ns 1 1 1 1 0 00000000000000000000000000010100
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 6051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6100.0ns 0 1 1 1 0 00000000000000000000000000010101
    6150.0ns 1 1 1 1 0 00000000000000000000000000010101
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 6151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6200.0ns 0 1 1 1 0 00000000000000000000000000010110
    6250.0ns 1 1 1 1 0 00000000000000000000000000010110
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 6251539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6300.0ns 0 1 1 1 0 00000000000000000000000000010111
    6350.0ns 1 1 1 1 0 00000000000000000000000000010111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 6351539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 6351539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6400.0ns 0 1 1 1 0 00000000000000000000000000011000
    6450.0ns 1 1 1 1 0 00000000000000000000000000011000
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 6451539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6500.0ns 0 1 1 1 0 00000000000000000000000000011001
    6550.0ns 1 1 1 1 0 00000000000000000000000000011001
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 6551539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6600.0ns 0 1 1 1 0 00000000000000000000000000011010
    6650.0ns 1 1 1 1 0 00000000000000000000000000011010
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 6651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6700.0ns 0 1 1 1 0 00000000000000000000000000011011
    6750.0ns 1 1 1 1 0 00000000000000000000000000011011
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 6751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 6751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 6751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 6751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 6751539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 6751539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 6751539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 6751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 6751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 6751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
    6800.0ns 0 1 1 1 0 00000000000000000000000000011100
    6850.0ns 1 1 1 1 0 00000000000000000000000000011100
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 6851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    6900.0ns 0 1 1 1 0 00000000000000000000000000011101
    6950.0ns 1 1 1 1 0 00000000000000000000000000011101
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 6951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7000.0ns 0 1 1 1 0 00000000000000000000000000011110
    7050.0ns 1 1 1 1 0 00000000000000000000000000011110
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 7051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7100.0ns 0 1 1 1 1 00000000000000000000000000011111
    7150.0ns 1 1 1 1 1 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 7151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 7151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7200.0ns 0 1 0 1 0 00000000000000000000000000011111
    7250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 7251539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7300.0ns 0 1 0 1 0 00000000000000000000000000011111
    7350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 7351539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7400.0ns 0 1 0 1 0 00000000000000000000000000011111
    7450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 7451539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
    7500.0ns 0 1 0 1 0 00000000000000000000000000011111
    7550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 7551539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 7551539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 7551539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 7551539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 7551539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 7551539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 7551539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 7551539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
    7600.0ns 0 1 0 1 0 00000000000000000000000000011111
    7650.0ns 1 1 0 1 0 00000000000000000000000000011111
    7700.0ns 0 0 0 1 0 00000000000000000000000000011111
    7750.0ns 1 0 0 1 0 00000000000000000000000000011111
    7800.0ns 0 0 0 1 0 00000000000000000000000000011111
    7850.0ns 1 0 0 1 0 00000000000000000000000000011111
    7900.0ns 0 0 0 1 0 00000000000000000000000000011111
    7950.0ns 1 0 0 1 0 00000000000000000000000000011111
    8000.0ns 0 0 0 1 0 00000000000000000000000000011111
    8050.0ns 1 0 0 1 0 00000000000000000000000000011111
    8100.0ns 0 0 0 1 0 00000000000000000000000000011111
    8150.0ns 1 0 0 1 0 00000000000000000000000000011111
    8200.0ns 0 0 0 1 0 00000000000000000000000000011111
    8250.0ns 1 0 0 1 0 00000000000000000000000000011111
    8300.0ns 0 0 0 1 0 00000000000000000000000000011111
    8350.0ns 1 0 0 1 0 00000000000000000000000000011111
    8400.0ns 0 0 0 1 0 00000000000000000000000000011111
    8450.0ns 1 0 0 1 0 00000000000000000000000000011111
    8500.0ns 0 0 0 1 0 00000000000000000000000000011111
    8550.0ns 1 0 0 1 0 00000000000000000000000000011111
    8600.0ns 0 0 0 1 0 00000000000000000000000000011111
    8650.0ns 1 0 0 1 0 00000000000000000000000000011111
    8700.0ns 0 0 0 1 0 00000000000000000000000000011111
    8750.0ns 1 0 0 1 0 00000000000000000000000000011111
    8800.0ns 0 0 0 1 0 00000000000000000000000000011111
    8850.0ns 1 0 0 1 0 00000000000000000000000000011111
    8900.0ns 0 0 0 1 0 00000000000000000000000000011111
    8950.0ns 1 0 0 1 0 00000000000000000000000000011111
    9000.0ns 0 0 0 1 0 00000000000000000000000000011111
    9050.0ns 1 0 0 1 0 00000000000000000000000000011111
    9100.0ns 0 0 0 1 0 00000000000000000000000000011111
    9150.0ns 1 0 0 1 0 00000000000000000000000000011111
    9200.0ns 0 0 0 1 0 00000000000000000000000000011111
    9250.0ns 1 0 0 1 0 00000000000000000000000000011111
    9300.0ns 0 0 0 1 0 00000000000000000000000000011111
    9350.0ns 1 0 0 1 0 00000000000000000000000000011111
    9400.0ns 0 0 0 1 0 00000000000000000000000000011111
    9450.0ns 1 0 0 1 0 00000000000000000000000000011111
    9500.0ns 0 0 0 1 0 00000000000000000000000000011111
    9550.0ns 1 0 0 1 0 00000000000000000000000000011111
    9600.0ns 0 0 0 1 0 00000000000000000000000000011111
    9650.0ns 1 0 0 1 0 00000000000000000000000000011111
    9700.0ns 0 1 0 1 0 00000000000000000000000000011111
    9750.0ns 1 1 0 1 0 00000000000000000000000000011111
    9800.0ns 0 1 0 1 0 00000000000000000000000000011111
    9850.0ns 1 1 0 1 0 00000000000000000000000000011111
    9900.0ns 0 1 0 1 0 00000000000000000000000000011111
    9950.0ns 1 1 0 1 0 00000000000000000000000000011111
   10000.0ns 0 1 0 1 0 00000000000000000000000000011111
   10050.0ns 1 1 0 1 0 00000000000000000000000000011111
   10100.0ns 0 1 0 1 0 00000000000000000000000000011111
   10150.0ns 1 1 0 1 0 00000000000000000000000000011111
   10200.0ns 0 1 0 1 0 00000000000000000000000000011111
   10250.0ns 1 1 0 1 0 00000000000000000000000000011111
   10300.0ns 0 1 0 1 0 00000000000000000000000000011111
   10350.0ns 1 1 0 1 0 00000000000000000000000000011111
   10400.0ns 0 1 0 1 0 00000000000000000000000000011111
   10450.0ns 1 1 0 1 0 00000000000000000000000000011111
   10500.0ns 0 1 0 1 0 00000000000000000000000000011111
   10550.0ns 1 1 0 1 0 00000000000000000000000000011111
   10600.0ns 0 1 0 1 0 00000000000000000000000000011111
   10650.0ns 1 1 0 1 0 00000000000000000000000000011111
   10700.0ns 0 1 0 1 0 00000000000000000000000000011111
   10750.0ns 1 1 0 1 0 00000000000000000000000000011111
   10800.0ns 0 1 0 1 0 00000000000000000000000000011111
   10850.0ns 1 1 0 1 0 00000000000000000000000000011111
   10900.0ns 0 1 0 1 0 00000000000000000000000000011111
   10950.0ns 1 1 0 1 0 00000000000000000000000000011111
   11000.0ns 0 1 0 1 0 00000000000000000000000000011111
   11050.0ns 1 1 0 1 0 00000000000000000000000000011111
   11100.0ns 0 1 0 1 0 00000000000000000000000000011111
   11150.0ns 1 1 0 1 0 00000000000000000000000000011111
   11200.0ns 0 1 0 1 0 00000000000000000000000000011111
   11250.0ns 1 1 0 1 0 00000000000000000000000000011111
   11300.0ns 0 1 0 1 0 00000000000000000000000000011111
   11350.0ns 1 1 0 1 0 00000000000000000000000000011111
   11400.0ns 0 1 0 1 0 00000000000000000000000000011111
   11450.0ns 1 1 0 1 0 00000000000000000000000000011111
   11500.0ns 0 1 0 1 0 00000000000000000000000000011111
   11550.0ns 1 1 0 1 0 00000000000000000000000000011111
   11600.0ns 0 1 0 1 0 00000000000000000000000000011111
   11650.0ns 1 1 0 1 0 00000000000000000000000000011111
   11700.0ns 0 1 0 1 0 00000000000000000000000000011111
   11750.0ns 1 1 0 1 0 00000000000000000000000000011111
   11800.0ns 0 1 0 1 0 00000000000000000000000000011111
   11850.0ns 1 1 0 1 0 00000000000000000000000000011111
   11900.0ns 0 1 0 1 0 00000000000000000000000000011111
   11950.0ns 1 1 0 1 0 00000000000000000000000000011111
   12000.0ns 0 1 0 1 0 00000000000000000000000000011111
   12050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   12100.0ns 0 1 0 1 0 00000000000000000000000000011111
   12150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 12151622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[0]/TChk156_27001 at time 12151949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[1]/TChk156_27001 at time 12151949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[0]/TChk156_27001 at time 12151949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[1]/TChk156_27001 at time 12151949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[0]/TChk156_27001 at time 12151949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[1]/TChk156_27001 at time 12151949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[0]/TChk156_27001 at time 12151949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[1]/TChk156_27001 at time 12151949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
   12200.0ns 0 1 0 1 0 00000000000000000000000000011111
   12250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 12251622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
   12300.0ns 0 1 0 1 0 00000000000000000000000000011111
   12350.0ns 1 1 0 1 0 00000000000000000000000000011111
   12400.0ns 0 1 0 1 0 00000000000000000000000000011111
   12450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 12451622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
   12500.0ns 0 1 0 1 0 00000000000000000000000000011111
   12550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 12551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 12551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 12551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 12551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 12551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 12551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
   12600.0ns 0 1 0 1 0 00000000000000000000000000011111
   12650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   12700.0ns 0 1 0 1 0 00000000000000000000000000011111
   12750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 12751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   12800.0ns 0 1 0 1 0 00000000000000000000000000011111
   12850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   12900.0ns 0 1 0 1 0 00000000000000000000000000011111
   12950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 12951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 12951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13000.0ns 0 1 0 1 0 00000000000000000000000000011111
   13050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13100.0ns 0 1 0 1 0 00000000000000000000000000011111
   13150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13200.0ns 0 1 0 1 0 00000000000000000000000000011111
   13250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13300.0ns 0 1 0 1 0 00000000000000000000000000011111
   13350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13400.0ns 0 1 0 1 0 00000000000000000000000000011111
   13450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13500.0ns 0 1 0 1 0 00000000000000000000000000011111
   13550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13600.0ns 0 1 0 1 0 00000000000000000000000000011111
   13650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13700.0ns 0 1 0 1 0 00000000000000000000000000011111
   13750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13800.0ns 0 1 0 1 0 00000000000000000000000000011111
   13850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   13900.0ns 0 1 0 1 0 00000000000000000000000000011111
   13950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 13951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 13951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   14000.0ns 0 1 0 1 0 00000000000000000000000000011111
   14050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   14100.0ns 0 1 0 1 0 00000000000000000000000000011111
   14150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   14200.0ns 0 1 0 1 0 00000000000000000000000000011111
   14250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   14300.0ns 0 1 0 1 0 00000000000000000000000000011111
   14350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   14400.0ns 0 1 0 1 0 00000000000000000000000000011111
   14450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   14500.0ns 0 1 0 1 0 00000000000000000000000000011111
   14550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 14551539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 14551540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   14600.0ns 0 1 0 1 0 00000000000000000000000000011111
   14650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   14700.0ns 0 1 0 1 0 00000000000000000000000000011111
   14750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 14751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 14751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 14751540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 14751540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 14751540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   14800.0ns 0 1 0 1 0 00000000000000000000000000011111
   14850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 14851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 14851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 14851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 14851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 14851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 14851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 14851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[0]/TChk156_27001 at time 14851946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[1]/TChk156_27001 at time 14851946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[0]/TChk156_27001 at time 14851946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[1]/TChk156_27001 at time 14851946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[0]/TChk156_27001 at time 14851946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[1]/TChk156_27001 at time 14851946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[0]/TChk156_27001 at time 14851946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[1]/TChk156_27001 at time 14851946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
   14900.0ns 0 1 0 1 0 00000000000000000000000000011111
   14950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 14951539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 14951540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 14951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 14951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   15000.0ns 0 1 0 1 0 00000000000000000000000000011111
   15050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   15100.0ns 0 1 0 1 0 00000000000000000000000000011111
   15150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   15200.0ns 0 1 0 1 0 00000000000000000000000000011111
   15250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[0]/TChk156_27001 at time 15251949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[1]/TChk156_27001 at time 15251949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[0]/TChk156_27001 at time 15251949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[1]/TChk156_27001 at time 15251949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[0]/TChk156_27001 at time 15251949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[1]/TChk156_27001 at time 15251949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[0]/TChk156_27001 at time 15251949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[1]/TChk156_27001 at time 15251949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
   15300.0ns 0 1 0 1 0 00000000000000000000000000011111
   15350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   15400.0ns 0 1 0 1 0 00000000000000000000000000011111
   15450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   15500.0ns 0 1 0 1 0 00000000000000000000000000011111
   15550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 15551622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
   15600.0ns 0 1 0 1 0 00000000000000000000000000011111
   15650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 15651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 15651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 15651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 15651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 15651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 15651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 15651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 15651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 15651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 15651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 15651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
   15700.0ns 0 1 0 1 0 00000000000000000000000000011111
   15750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   15800.0ns 0 1 0 1 0 00000000000000000000000000011111
   15850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   15900.0ns 0 1 0 1 0 00000000000000000000000000011111
   15950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 15951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 15951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16000.0ns 0 1 0 1 0 00000000000000000000000000011111
   16050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16100.0ns 0 1 0 1 0 00000000000000000000000000011111
   16150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16200.0ns 0 1 0 1 0 00000000000000000000000000011111
   16250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16300.0ns 0 1 0 1 0 00000000000000000000000000011111
   16350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16400.0ns 0 1 0 1 0 00000000000000000000000000011111
   16450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16500.0ns 0 1 0 1 0 00000000000000000000000000011111
   16550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16600.0ns 0 1 0 1 0 00000000000000000000000000011111
   16650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16700.0ns 0 1 0 1 0 00000000000000000000000000011111
   16750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16800.0ns 0 1 0 1 0 00000000000000000000000000011111
   16850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   16900.0ns 0 1 0 1 0 00000000000000000000000000011111
   16950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 16951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 16951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17000.0ns 0 1 0 1 0 00000000000000000000000000011111
   17050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17100.0ns 0 1 0 1 0 00000000000000000000000000011111
   17150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17200.0ns 0 1 0 1 0 00000000000000000000000000011111
   17250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17300.0ns 0 1 0 1 0 00000000000000000000000000011111
   17350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17400.0ns 0 1 0 1 0 00000000000000000000000000011111
   17450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17500.0ns 0 1 0 1 0 00000000000000000000000000011111
   17550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17600.0ns 0 1 0 1 0 00000000000000000000000000011111
   17650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 17651539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 17651540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17700.0ns 0 1 0 1 0 00000000000000000000000000011111
   17750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 17751539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17800.0ns 0 1 0 1 0 00000000000000000000000000011111
   17850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 17851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 17851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   17900.0ns 0 1 0 1 0 00000000000000000000000000011111
   17950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 17951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 17951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 17951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 17951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[0]/TChk156_27001 at time 17951765 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[1]/TChk156_27001 at time 17951765 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[0]/TChk156_27001 at time 17951765 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[1]/TChk156_27001 at time 17951765 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[0]/TChk156_27001 at time 17951765 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[1]/TChk156_27001 at time 17951765 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[0]/TChk156_27001 at time 17951765 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[1]/TChk156_27001 at time 17951765 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
   18000.0ns 0 1 0 1 0 00000000000000000000000000011111
   18050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 18051539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 18051540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   18100.0ns 0 1 0 1 0 00000000000000000000000000011111
   18150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   18200.0ns 0 1 0 1 0 00000000000000000000000000011111
   18250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   18300.0ns 0 1 0 1 0 00000000000000000000000000011111
   18350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/twiddle_factor_addr_reg[1]/TChk158_27003 at time 18351828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor_addr_reg[1]/TChk158_27003 at time 18351828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/twiddle_factor_addr_reg[1]/TChk158_27003 at time 18351828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/twiddle_factor_addr_reg[1]/TChk158_27003 at time 18351828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[0]/TChk156_27001 at time 18351949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[1]/TChk156_27001 at time 18351949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[0]/TChk156_27001 at time 18351949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[1]/TChk156_27001 at time 18351949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[0]/TChk156_27001 at time 18351949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[1]/TChk156_27001 at time 18351949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[0]/TChk156_27001 at time 18351949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[1]/TChk156_27001 at time 18351949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
   18400.0ns 0 1 0 1 0 00000000000000000000000000011111
   18450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   18500.0ns 0 1 0 1 0 00000000000000000000000000011111
   18550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   18600.0ns 0 1 0 1 0 00000000000000000000000000011111
   18650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 18651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 18651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 18651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 18651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 18651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 18651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   18700.0ns 0 1 0 1 0 00000000000000000000000000011111
   18750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 18751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 18751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 18751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 18751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 18751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   18800.0ns 0 1 0 1 0 00000000000000000000000000011111
   18850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   18900.0ns 0 1 0 1 0 00000000000000000000000000011111
   18950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 18951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 18951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19000.0ns 0 1 0 1 0 00000000000000000000000000011111
   19050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19100.0ns 0 1 0 1 0 00000000000000000000000000011111
   19150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19200.0ns 0 1 0 1 0 00000000000000000000000000011111
   19250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19300.0ns 0 1 0 1 0 00000000000000000000000000011111
   19350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19400.0ns 0 1 0 1 0 00000000000000000000000000011111
   19450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19500.0ns 0 1 0 1 0 00000000000000000000000000011111
   19550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 19551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 19551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19600.0ns 0 1 0 1 0 00000000000000000000000000011111
   19650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 19651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19700.0ns 0 1 0 1 0 00000000000000000000000000011111
   19750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19800.0ns 0 1 0 1 0 00000000000000000000000000011111
   19850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 19851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   19900.0ns 0 1 0 1 0 00000000000000000000000000011111
   19950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 19951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   20000.0ns 0 1 0 1 0 00000000000000000000000000011111
   20050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 20051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 20051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 20051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 20051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 20051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   20100.0ns 0 1 0 1 0 00000000000000000000000000011111
   20150.0ns 1 1 0 1 0 00000000000000000000000000011111
   20200.0ns 0 1 0 1 0 00000000000000000000000000011111
   20250.0ns 1 1 0 1 0 00000000000000000000000000011111
   20300.0ns 0 1 0 1 0 00000000000000000000000000011111
   20350.0ns 1 1 0 1 0 00000000000000000000000000011111
   20400.0ns 0 1 0 1 0 00000000000000000000000000011111
   20450.0ns 1 1 0 1 0 00000000000000000000000000011111
   20500.0ns 0 1 0 1 0 00000000000000000000000000011111
   20550.0ns 1 1 0 1 0 00000000000000000000000000011111
   20600.0ns 0 1 0 1 0 00000000000000000000000000011111
   20650.0ns 1 1 0 1 0 00000000000000000000000000011111
   20700.0ns 0 1 0 1 0 00000000000000000000000000011111
   20750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3527: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3527_76273 at time 20751539 ps $setuphold (posedge CLKARDCLK,posedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3596: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3596_76342 at time 20751540 ps $setuphold (posedge CLKBWRCLK,posedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
   20800.0ns 0 1 0 1 0 00000000000000000000000000011111
   20850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 20851539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 20851539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 20851539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 20851539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 20851539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 20851539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 20851539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 20851540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3582_76328 at time 20851540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
   20900.0ns 0 1 0 1 0 00000000000000000000000000011111
   20950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 20951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 20951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 20951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 20951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 20951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 20951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 20951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 20951539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20951539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20951539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20951539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20951539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20951539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3512_76258 at time 20951539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3582: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3582_76328 at time 20951540 ps $setuphold (posedge CLKBWRCLK,posedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 20951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 20951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 20951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 20951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 20951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3548_76294 at time 20951540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 20951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 20951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   21000.0ns 0 1 0 1 0 00000000000000000000000000011111
   21050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3512: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3512_76258 at time 21051539 ps $setuphold (posedge CLKARDCLK,posedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3475_76221 at time 21051539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3548_76294 at time 21051540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[0]/TChk156_27001 at time 21051946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[1]/TChk156_27001 at time 21051946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[0]/TChk156_27001 at time 21051946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[1]/TChk156_27001 at time 21051946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[0]/TChk156_27001 at time 21051946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[1]/TChk156_27001 at time 21051946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[0]/TChk156_27001 at time 21051946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[1]/TChk156_27001 at time 21051946 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
   21100.0ns 0 1 0 1 0 00000000000000000000000000011111
   21150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3475: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3475_76221 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge DINADIN,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,DINADIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3490: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3490_76236 at time 21151539 ps $setuphold (posedge CLKARDCLK,negedge WEA,(0:0:0),(0:0:0),notifier,clkardclk_en_p,clkardclk_en_p,CLKARDCLK_delay,WEA_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3548: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3548_76294 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge DINBDIN,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,DINBDIN_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/RAMB36E2.v" Line 3562: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/data/mem_reg_bram_0/TChk3562_76308 at time 21151540 ps $setuphold (posedge CLKBWRCLK,negedge WEBWE,(0:0:0),(0:0:0),notifier,clkbwrclk_en_p,clkbwrclk_en_p,CLKBWRCLK_delay,WEBWE_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   21200.0ns 0 1 0 1 0 00000000000000000000000000011111
   21250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   21300.0ns 0 1 0 1 0 00000000000000000000000000011111
   21350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   21400.0ns 0 1 0 1 0 00000000000000000000000000011111
   21450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/base_reg[2]/TChk156_27001 at time 21451819 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/base_reg[2]/TChk156_27001 at time 21451819 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/base_reg[2]/TChk156_27001 at time 21451819 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/base_reg[2]/TChk156_27001 at time 21451819 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/roundi_reg[1]/TChk158_27003 at time 21451828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/twiddle_factor_addr_reg[0]/TChk158_27003 at time 21451828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/roundi_reg[1]/TChk158_27003 at time 21451828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/twiddle_factor_addr_reg[0]/TChk158_27003 at time 21451828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/roundi_reg[1]/TChk158_27003 at time 21451828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/twiddle_factor_addr_reg[0]/TChk158_27003 at time 21451828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/roundi_reg[1]/TChk158_27003 at time 21451828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 158: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/twiddle_factor_addr_reg[0]/TChk158_27003 at time 21451828 ps $width (posedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/cnt_reg[0]/TChk156_27001 at time 21451949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/cnt_reg[0]/TChk156_27001 at time 21451949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/cnt_reg[0]/TChk156_27001 at time 21451949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/FDRE.v" Line 156: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/cnt_reg[0]/TChk156_27001 at time 21451949 ps $width (negedge R &&& init_enable,(0:0:0),0,notifier) 
   21500.0ns 0 1 0 1 0 00000000000000000000000000011111
   21550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 21551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 21551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 21551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 21551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_36856 at time 21551622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
   21600.0ns 0 1 0 1 0 00000000000000000000000000011111
   21650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 21651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 21651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 21651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 21651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 21651622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21651622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
   21700.0ns 0 1 0 1 0 00000000000000000000000000011111
   21750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21751622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_36866 at time 21751622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
   21800.0ns 0 1 0 1 0 00000000000000000000000000011111
   21850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 21851622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 21851622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 21851622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 566: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk566_38210 at time 21851622 ps $setuphold (posedge CLK,posedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 21851622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21851622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21851622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21851622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21851622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21851622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 556: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk556_38200 at time 21851622 ps $setuphold (posedge CLK,negedge B,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,B_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   21900.0ns 0 1 0 1 0 00000000000000000000000000011111
   21950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 21951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 21951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22000.0ns 0 1 0 1 0 00000000000000000000000000011111
   22050.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22051622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22051622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22100.0ns 0 1 0 1 0 00000000000000000000000000011111
   22150.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22151622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22151622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22200.0ns 0 1 0 1 0 00000000000000000000000000011111
   22250.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22251622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22251622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22300.0ns 0 1 0 1 0 00000000000000000000000000011111
   22350.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22351622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22351622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22400.0ns 0 1 0 1 0 00000000000000000000000000011111
   22450.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_50766 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22451622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22451622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22500.0ns 0 1 0 1 0 00000000000000000000000000011111
   22550.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22551622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_50756 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_36854 at time 22551622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22600.0ns 0 1 0 1 0 00000000000000000000000000011111
   22650.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P1/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul64x33/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_36864 at time 22651622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22651622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22700.0ns 0 1 0 1 0 00000000000000000000000000011111
   22750.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22751622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22800.0ns 0 1 0 1 0 00000000000000000000000000011111
   22850.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P3/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22851622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   22900.0ns 0 1 0 1 0 00000000000000000000000000011111
   22950.0ns 1 1 0 1 0 00000000000000000000000000011111
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 564: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P0/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk564_33411 at time 22951622 ps $setuphold (posedge CLK,posedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
WARNING: "D:\Xilinx\Vivado\2018.1\data/verilog/src/unisims/DSP_A_B_DATA.v" Line 554: Timing violation in scope /parallel_ntt_0_butterfly_tb/DUT/parallel_ntt_0_instance/inst/parallel_NTT_top_inst/P2/Barret/mul32x32/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_A_B_DATA_INST/TChk554_33401 at time 22951622 ps $setuphold (posedge CLK,negedge A,(0:0:0),(0:0:0),notifier,clk_en_p,clk_en_p,CLK_delay,A_delay) 
   23000.0ns 0 1 0 1 0 00000000000000000000000000011111
