Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: alu_code.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu_code.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu_code"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : alu_code
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\hp\Desktop\harsh12140750\first_q6\ipcore_dir\memory.v" into library work
Parsing module <memory>.
Analyzing Verilog file "C:\Users\hp\Desktop\harsh12140750\first_q6\alu_1.v" into library work
Parsing module <alu_code>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <alu_code>.

Elaborating module <memory>.
WARNING:HDLCompiler:1499 - "C:\Users\hp\Desktop\harsh12140750\first_q6\ipcore_dir\memory.v" Line 39: Empty module <memory> remains a black box.
WARNING:HDLCompiler:413 - "C:\Users\hp\Desktop\harsh12140750\first_q6\alu_1.v" Line 58: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\hp\Desktop\harsh12140750\first_q6\alu_1.v" Line 75: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\hp\Desktop\harsh12140750\first_q6\alu_1.v" Line 83: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\hp\Desktop\harsh12140750\first_q6\alu_1.v" Line 98: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <alu_code>.
    Related source file is "C:\Users\hp\Desktop\harsh12140750\first_q6\alu_1.v".
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_8_OUT> created at line 74.
    Found 32-bit adder for signal <n0028> created at line 58.
    Found 4-bit adder for signal <da[3]_GND_1_o_add_10_OUT> created at line 98.
    Found 4-bit adder for signal <da[3]_PWR_1_o_add_12_OUT> created at line 106.
    Found 5-bit adder for signal <n0038> created at line 127.
    Found 4x4-bit multiplier for signal <n0033> created at line 120.
    Found 16x1-bit Read Only RAM for signal <d0>
    Found 16x7-bit Read Only RAM for signal <du>
    Found 4-bit 16-to-1 multiplexer for signal <r> created at line 47.
    Found 5-bit comparator greater for signal <GND_1_o_BUS_0003_LessThan_7_o> created at line 67
    Found 5-bit comparator greater for signal <GND_1_o_da[3]_LessThan_10_o> created at line 84
    Found 4-bit comparator greater for signal <PWR_1_o_da[3]_LessThan_12_o> created at line 99
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <alu_code> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x1-bit single-port Read Only RAM                    : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Comparators                                          : 3
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 15
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/memory.ngc>.
Loading core <memory> for timing and area information for instance <m1>.
Loading core <memory> for timing and area information for instance <m2>.

Synthesizing (advanced) Unit <alu_code>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_d0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <f>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d0>            |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_du> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Mmux_r15_split> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <du>            |          |
    -----------------------------------------------------------------------
Unit <alu_code> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x1-bit single-port distributed Read Only RAM        : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Comparators                                          : 3
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 2
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 15
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <alu_code> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu_code, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : alu_code.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 66
#      GND                         : 3
#      LUT2                        : 7
#      LUT3                        : 3
#      LUT4                        : 13
#      LUT5                        : 8
#      LUT6                        : 21
#      MUXCY                       : 2
#      MUXF7                       : 3
#      VCC                         : 3
#      XORCY                       : 3
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 12
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   52  out of   5720     0%  
    Number used as Logic:                52  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     52
   Number with an unused Flip Flop:      52  out of     52   100%  
   Number with an unused LUT:             0  out of     52     0%  
   Number of fully used LUT-FF pairs:     0  out of     52     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    102    25%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 2.188ns
   Maximum output required time after clock: 10.346ns
   Maximum combinational path delay: 10.283ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.188ns (Levels of Logic = 2)
  Source:            b<3> (PAD)
  Destination:       m2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination Clock: clk rising

  Data Path: b<3> to m2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  b_3_IBUF (b_3_IBUF)
     begin scope: 'm2:addra<3>'
     RAMB8BWER:ADDRAWRADDR8        0.350          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    ----------------------------------------
    Total                      2.188ns (1.572ns logic, 0.616ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 909 / 8
-------------------------------------------------------------------------
Offset:              10.346ns (Levels of Logic = 7)
  Source:            m1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       du<0> (PAD)
  Source Clock:      clk rising

  Data Path: m1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to du<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0   21   1.650   1.342  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<0>)
     end scope: 'm1:douta<0>'
     LUT4:I1->O            3   0.205   0.879  Madd_n0038_cy<1>11 (Madd_n0038_cy<1>)
     LUT6:I3->O            2   0.205   0.617  Mmux_r1511221 (Mmux_r151122)
     LUT6:I5->O            1   0.205   0.808  Mmux_r15122 (Mmux_r15121)
     LUT6:I3->O            7   0.205   0.878  Mmux_r15126 (Mmux_r15_split<3>)
     LUT4:I2->O            1   0.203   0.579  Mram_du12 (du_0_OBUF)
     OBUF:I->O                 2.571          du_0_OBUF (du<0>)
    ----------------------------------------
    Total                     10.346ns (5.244ns logic, 5.102ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 565 / 9
-------------------------------------------------------------------------
Delay:               10.283ns (Levels of Logic = 7)
  Source:            f<2> (PAD)
  Destination:       du<0> (PAD)

  Data Path: f<2> to du<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.222   1.342  f_2_IBUF (f_2_IBUF)
     LUT3:I0->O            4   0.205   1.048  Mmux_d12221 (Mmux_d1222)
     LUT6:I0->O            1   0.203   0.944  Mmux_r15123 (Mmux_r15122)
     LUT6:I0->O            1   0.203   0.684  Mmux_r15124 (Mmux_r15123)
     LUT6:I4->O            7   0.203   0.878  Mmux_r15126 (Mmux_r15_split<3>)
     LUT4:I2->O            1   0.203   0.579  Mram_du12 (du_0_OBUF)
     OBUF:I->O                 2.571          du_0_OBUF (du<0>)
    ----------------------------------------
    Total                     10.283ns (4.810ns logic, 5.473ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.24 secs
 
--> 

Total memory usage is 4494384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

