Error en compilacion.
Error GCC: 
cc1: warning: this target machine does not have delayed branches
lto1: warning: this target machine does not have delayed branches
lto1: warning: this target machine does not have delayed branches

Salida GCC:

Linea de compilacion:
gcc ../benchmarks/treebench.c  -o /home/sergio/Documents/TFG/TFG-optimization/output/Ejecucion28-8-2021_11:59:2/Gen0/Isla1/Cromosoma1/Cromosoma1  -faggressive-loop-optimizations -fbtr-bb-exclusive -fcompare-elim -fcse-follow-jumps -fcse-skip-blocks -fdce -fdelayed-branch -fdelete-null-pointer-checks -fdevirtualize-at-ltrans -fdevirtualize-speculatively -fearly-inlining -fexpensive-optimizations -fgcse -fgcse-las -fgcse-sm -fif-conversion2 -findirect-inlining -finline-functions -fipa-bit-cp -fipa-cp -fipa-cp-clone -fipa-profile -fipa-pure-const -fipa-ra -fipa-reference -fipa-reference-addressable -fipa-sra -fipa-stack-alignment -fipa-vrp -fira-loop-pressure -fisolate-erroneous-paths-attribute -fisolate-erroneous-paths-dereference -fkeep-static-consts -flive-range-shrinkage -floop-block -floop-unroll-and-jam -flra-remat -flto -fmerge-all-constants -fmodulo-sched-allow-regmoves -fno-branch-count-reg -fno-defer-pop -fno-fp-int-builtin-inexact -fno-function-cse -fno-inline -fno-ira-share-save-slots -fno-ira-share-spill-slots -fno-peephole2 -fno-sched-interblock -fno-toplevel-reorder -fno-zero-initialized-in-bss -fomit-frame-pointer -foptimize-sibling-calls -fprofile-correction -freciprocal-math -freorder-blocks-and-partition -fsave-optimization-record -fsched-dep-count-heuristic -fsched-group-heuristic -fsched-last-insn-heuristic -fsched-pressure -fsched-rank-heuristic -fsched-spec-load-dangerous -fsched2-use-superblocks -fschedule-fusion -fsel-sched-pipelining -fsel-sched-pipelining-outer-loops -fselective-scheduling -fshrink-wrap -fsplit-ivs-in-unroller -fsplit-loops -fssa-phiopt -fstdarg-opt -fstrict-aliasing -ftracer -ftree-ccp -ftree-coalesce-vars -ftree-dce -ftree-dse -ftree-forwprop -ftree-loop-distribute-patterns -ftree-loop-distribution -ftree-loop-if-convert -ftree-loop-im -ftree-loop-optimize -ftree-phiprop -ftree-pta -ftree-reassoc -ftree-scev-cprop -ftree-sink -ftree-sra -ftree-switch-conversion -funconstrained-commons -funit-at-a-time -funroll-all-loops -funroll-loops -fvect-cost-model -fweb -fwhole-program -falign-functions=41905 -falign-loops=33033 -fsched-stalled-insns-dep=12767 -fsched-stalled-insns=45559 -ftree-parallelize-loops=3 -fira-region=mixed 