library ieee;
use ieee.std_logic_1164.all;

entity fa is 
port(
	a : in std_logic;
	b : in std_logic;
	cin : in std_logic;
	sum : out std_logic;
	cout : out std_logic
);
end fa;

architecture structural of fa is
signal tmp : std_logic;

begin
	tmp <= a xor b;
	s <= cin xor tmp;
	cout <= (a and b) or (cin and (a xor b));
end structural;
