# ðŸ’¡ DE10-Lite PWM â€“ Pulse Width Modulation Hardware Design

## ðŸ“Œ Overview

This project implements a pulse width modulation (PWM) LED controller on the DE10-Lite board using a combination of Verilog HDL, schematic design, and Altera IP cores (ALTPLL). The PWM system allows fine-grained intensity control of LEDs through switch-controlled duty cycles. The design features a fully integrated fabric setup, including a PLL for frequency synthesis and a debouncer for stable user input handling.

âœ… Built using Verilog + Schematic (`.bdf`)  
âœ… Simulated using ModelSim-Altera  
âœ… Synthesized and implemented with Quartus Prime 16.1  
âœ… Target Device: MAX10 FPGA (10M50DAF484C6GES)

---

## ðŸ”Œ Inputs and Outputs

| Signal           | Type     | Width        | Description                                           |
|------------------|----------|--------------|-------------------------------------------------------|
| SW[2:0]          | Input    | 3 bits       | User-controlled PWM duty cycle (debounced)            |
| MAX10_CLK1_50    | Input    | 1 bit        | 50 MHz onboard clock used as system clock             |
| LEDR[0]          | Output   | 1 bit        | PWM-controlled LED output                             |
| duty_cycle[2:0]  | Internal | 3 bits       | Output of debouncers, fed to `pwm_gen`                |
| pwm_clk, dc_clk  | Internal | 1 bit each   | 25 MHz and 30 KHz clocks generated by ALTPLL          |

---

## ðŸ§ª Simulation Strategy

- Created schematic symbol files for `pwm_gen.v` and `debouncer.v` using Quartus.
- Converted the top-level schematic (`pwm_led_top.bdf`) to Verilog (`pwm_led_top.v`) for simulation.
- Launched ModelSim-Altera from Quartus.
- Set `MAX10_CLK1_50` clock period to 20ns (50 MHz).
- Set `duty_cycle_clk` to 3000ns (30 KHz).
- Forced switch values and ran time-domain simulation (up to 100 Âµs).
- Verified correct PWM waveform output with respect to `SW[2:0]` values.

---

## ðŸ“ Design Files

| File Name            | Description                                       |
|----------------------|---------------------------------------------------|
| `pwm_gen.v`          | Verilog module generating PWM output              |
| `debouncer.v`        | Verilog module for stabilizing input switches     |
| `pwm_led_top.bdf`    | Top-level schematic block diagram                 |
| `pwm_pll.qip/.bsf`   | IP core files for ALTPLL generating two clocks    |
| `pwm_led_top.v`      | HDL version of schematic used for simulation      |
| `pwm.qpf/.qsf`       | Quartus project and settings files                |

---

## ðŸ“Š Testbench Results (ModelSim Manual Forcing)

| SW (Duty Cycle) | Expected PWM Output | Observed Behavior                             |
|-----------------|---------------------|-----------------------------------------------|
| `000`           | ~0%                 | LED off (low pulse width)                     |
| `111`           | ~100%               | LED almost always on                          |
| `010`           | ~25%                | PWM shows short high pulses                   |
| `101`           | ~75%                | PWM shows long high pulses                    |

> âœ” Debouncer introduces delay before stable duty cycle input propagates  
> âœ” PWM output modulates correctly with varying `SW` inputs

---

