{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669431908410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669431908420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 21:05:07 2022 " "Processing started: Fri Nov 25 21:05:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669431908420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669431908420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669431908421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669431908667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669431909011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669431909011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431909101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431909101 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669431909445 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669431909519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431909519 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Gen25MHz:u1\|clk25MHz~reg0 Gen25MHz:u1\|clk25MHz~reg0 " "create_clock -period 1.000 -name Gen25MHz:u1\|clk25MHz~reg0 Gen25MHz:u1\|clk25MHz~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669431909522 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_clk input_clk " "create_clock -period 1.000 -name input_clk input_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669431909522 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u5\|clkl divf:u5\|clkl " "create_clock -period 1.000 -name divf:u5\|clkl divf:u5\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669431909522 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:u2\|disp_ena vga_controller:u2\|disp_ena " "create_clock -period 1.000 -name vga_controller:u2\|disp_ena vga_controller:u2\|disp_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669431909522 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669431909522 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669431909528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669431909529 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669431909530 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669431909548 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669431909561 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669431909566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.401 " "Worst-case setup slack is -6.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.401             -18.336 vga_controller:u2\|disp_ena  " "   -6.401             -18.336 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.378             -52.564 input_clk  " "   -4.378             -52.564 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.777            -128.590 Gen25MHz:u1\|clk25MHz~reg0  " "   -3.777            -128.590 Gen25MHz:u1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.789             -61.259 divf:u5\|clkl  " "   -2.789             -61.259 divf:u5\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431909569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 Gen25MHz:u1\|clk25MHz~reg0  " "    0.341               0.000 Gen25MHz:u1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 divf:u5\|clkl  " "    0.639               0.000 divf:u5\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 input_clk  " "    0.643               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.530               0.000 vga_controller:u2\|disp_ena  " "    2.530               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431909581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669431909588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669431909595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 input_clk  " "   -3.000             -40.881 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 Gen25MHz:u1\|clk25MHz~reg0  " "   -1.403             -61.732 Gen25MHz:u1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 divf:u5\|clkl  " "   -1.403             -44.896 divf:u5\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 vga_controller:u2\|disp_ena  " "    0.390               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431909599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431909599 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669431909621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669431909666 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669431910447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669431910680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669431910699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.925 " "Worst-case setup slack is -5.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.925             -16.902 vga_controller:u2\|disp_ena  " "   -5.925             -16.902 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.996             -45.557 input_clk  " "   -3.996             -45.557 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.412            -114.951 Gen25MHz:u1\|clk25MHz~reg0  " "   -3.412            -114.951 Gen25MHz:u1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410             -52.212 divf:u5\|clkl  " "   -2.410             -52.212 divf:u5\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431910705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 Gen25MHz:u1\|clk25MHz~reg0  " "    0.307               0.000 Gen25MHz:u1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 divf:u5\|clkl  " "    0.591               0.000 divf:u5\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 input_clk  " "    0.597               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.406               0.000 vga_controller:u2\|disp_ena  " "    2.406               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431910714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669431910722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669431910727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 input_clk  " "   -3.000             -40.881 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 Gen25MHz:u1\|clk25MHz~reg0  " "   -1.403             -61.732 Gen25MHz:u1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -44.896 divf:u5\|clkl  " "   -1.403             -44.896 divf:u5\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 vga_controller:u2\|disp_ena  " "    0.455               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431910731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431910731 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669431910753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669431911055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669431911059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.321 " "Worst-case setup slack is -2.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.321              -6.541 vga_controller:u2\|disp_ena  " "   -2.321              -6.541 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376              -7.764 input_clk  " "   -1.376              -7.764 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.012             -28.245 Gen25MHz:u1\|clk25MHz~reg0  " "   -1.012             -28.245 Gen25MHz:u1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524              -6.320 divf:u5\|clkl  " "   -0.524              -6.320 divf:u5\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431911109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 Gen25MHz:u1\|clk25MHz~reg0  " "    0.148               0.000 Gen25MHz:u1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 divf:u5\|clkl  " "    0.246               0.000 divf:u5\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 input_clk  " "    0.250               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.151               0.000 vga_controller:u2\|disp_ena  " "    1.151               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431911128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669431911143 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669431911156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.904 input_clk  " "   -3.000             -30.904 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 Gen25MHz:u1\|clk25MHz~reg0  " "   -1.000             -44.000 Gen25MHz:u1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 divf:u5\|clkl  " "   -1.000             -32.000 divf:u5\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 vga_controller:u2\|disp_ena  " "    0.356               0.000 vga_controller:u2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669431911166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669431911166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669431913002 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669431913003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669431913094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 21:05:13 2022 " "Processing ended: Fri Nov 25 21:05:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669431913094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669431913094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669431913094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669431913094 ""}
