,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/Arlet/verilog-6502.git,2011-05-02 17:01:23+00:00,A Verilog HDL model of the MOS 6502 CPU,91,Arlet/verilog-6502,1692174,Verilog,verilog-6502,21,310,2024-04-01 12:07:12+00:00,[],None
1,https://github.com/marmolejo/zet.git,2010-03-28 17:04:33+00:00,Open source implementation of a x86 processor,64,marmolejo/zet,583558,Verilog,zet,1709,294,2024-04-08 13:12:32+00:00,[],https://api.github.com/licenses/gpl-3.0
2,https://github.com/m-labs/milkymist.git,2009-08-17 14:53:55+00:00,"SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU",41,m-labs/milkymist,279998,Verilog,milkymist,34543,147,2024-02-12 07:02:03+00:00,[],
3,https://github.com/steveicarus/ivtest.git,2009-03-04 23:55:23+00:00,Regression test suite for Icarus Verilog. (OBSOLETE),51,steveicarus/ivtest,143278,Verilog,ivtest,13163,116,2023-12-29 18:34:55+00:00,[],https://api.github.com/licenses/gpl-2.0
4,https://github.com/teknohog/Xilinx-Serial-Miner.git,2011-06-17 16:18:36+00:00,Bitcoin miner for Xilinx FPGAs,32,teknohog/Xilinx-Serial-Miner,1911999,Verilog,Xilinx-Serial-Miner,128,93,2024-03-31 08:51:46+00:00,[],https://api.github.com/licenses/gpl-3.0
5,https://github.com/andrejbauer/Homotopy.git,2011-03-04 10:40:03+00:00,Homotopy theory in Coq.,8,andrejbauer/Homotopy,1438963,Verilog,Homotopy,331,90,2023-12-08 07:27:48+00:00,[],None
6,https://github.com/trun/fpgaboy.git,2010-07-16 20:58:12+00:00,Implementation Nintendo's GameBoy console on an FPGA,11,trun/fpgaboy,779589,Verilog,fpgaboy,2415,90,2024-02-19 10:52:13+00:00,[],https://api.github.com/licenses/mit
7,https://github.com/ngzhang/Icarus.git,2011-11-26 17:10:51+00:00,DUAL Spartan6 Development Platform,45,ngzhang/Icarus,2856556,Verilog,Icarus,41174,84,2024-03-28 00:06:49+00:00,[],
8,https://github.com/alfikpl/ao68000.git,2011-07-24 11:35:04+00:00,The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.,16,alfikpl/ao68000,2096297,Verilog,ao68000,1596,76,2023-08-30 20:40:49+00:00,[],
9,https://github.com/opencpi/opencpi.git,2010-07-02 14:44:06+00:00,Open Component Portability Infrastructure,22,opencpi/opencpi,753580,Verilog,opencpi,412246,57,2024-03-19 06:48:31+00:00,[],
10,https://github.com/BenBergman/AlteraDE2Labs_Verilog.git,2011-01-12 22:29:26+00:00,My solutions to Alteras example labs,40,BenBergman/AlteraDE2Labs_Verilog,1248183,Verilog,AlteraDE2Labs_Verilog,14819,55,2024-03-23 15:48:41+00:00,[],None
11,https://github.com/ryuz/jelly.git,2011-07-21 15:20:53+00:00,Original FPGA platform,14,ryuz/jelly,2084115,Verilog,jelly,16329,47,2024-04-06 02:47:57+00:00,"['fpga', 'fpga-soc', 'verilog', 'zynq', 'zynqmp', 'embedded-rust']",https://api.github.com/licenses/mit
12,https://github.com/rkrajnc/minimig-de1.git,2011-12-03 15:30:17+00:00,Minimig for the DE1 board,18,rkrajnc/minimig-de1,2905487,Verilog,minimig-de1,31970,47,2024-01-12 22:31:18+00:00,[],https://api.github.com/licenses/gpl-3.0
13,https://github.com/bogini/Pong.git,2011-11-13 16:19:13+00:00,Pong game on an FPGA in Verilog.,11,bogini/Pong,2767069,Verilog,Pong,117,44,2024-03-27 12:10:51+00:00,[],None
14,https://github.com/alfikpl/aoOCS.git,2011-07-24 11:57:19+00:00,The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation. ,9,alfikpl/aoOCS,2096352,Verilog,aoOCS,2467,38,2023-05-21 07:21:43+00:00,[],
15,https://github.com/dwelch67/lsasim.git,2011-08-11 20:45:11+00:00,Educational load/store instruction set architecture processor simulator,8,dwelch67/lsasim,2193651,Verilog,lsasim,793,38,2024-04-03 12:11:02+00:00,[],None
16,https://github.com/wisp/rfid-verilog.git,2010-10-22 15:46:07+00:00,RFID tag and tester in Verilog,21,wisp/rfid-verilog,1015478,Verilog,rfid-verilog,165,34,2024-04-09 07:29:03+00:00,[],None
17,https://github.com/rseal/GnuRadar.git,2010-06-14 14:36:10+00:00,Open-source software defined radar based on the USRP 1 hardware.,20,rseal/GnuRadar,720195,Verilog,GnuRadar,43921,33,2024-04-04 22:17:46+00:00,[],
18,https://github.com/dirjud/Nitro-Parts-lib-Xilinx.git,2012-02-12 22:36:07+00:00,This is mainly a simulation library of xilinx primitives that are verilator compatible.,12,dirjud/Nitro-Parts-lib-Xilinx,3425298,Verilog,Nitro-Parts-lib-Xilinx,33,31,2024-02-28 08:20:56+00:00,[],None
19,https://github.com/fallen/tinycpu.git,2011-10-30 23:00:56+00:00,Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.,9,fallen/tinycpu,2677517,Verilog,tinycpu,735,29,2023-12-13 00:58:56+00:00,[],None
20,https://github.com/lzw545/opengg.git,2010-10-25 00:45:38+00:00,OpenGL-like graphics pipeline on a Xilinx FPGA,5,lzw545/opengg,1020968,Verilog,opengg,5628,28,2023-10-30 00:40:43+00:00,[],None
21,https://github.com/ShepardSiegel/ocpi.git,2010-11-29 18:27:10+00:00,Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!,8,ShepardSiegel/ocpi,1122957,Verilog,ocpi,244369,24,2024-04-09 06:51:52+00:00,[],https://api.github.com/licenses/lgpl-3.0
22,https://github.com/aeste/aemb.git,2010-03-30 12:30:41+00:00,Multi-threaded 32-bit embedded core family.,7,aeste/aemb,586459,Verilog,aemb,463,23,2024-02-29 07:09:13+00:00,[],None
23,https://github.com/rdiez/uart_dpi.git,2011-11-18 20:55:52+00:00,DPI module for UART-based console interaction with Verilator simulations,4,rdiez/uart_dpi,2805499,Verilog,uart_dpi,172,23,2023-12-11 00:52:21+00:00,[],None
24,https://github.com/andreasdotorg/pdfparser.git,2010-12-02 20:58:42+00:00,,4,andreasdotorg/pdfparser,1133226,Verilog,pdfparser,1012,22,2024-04-10 20:00:02+00:00,[],None
25,https://github.com/adibis/Interrupt_Controller.git,2011-12-04 18:18:43+00:00,An 8 input interrupt controller written in Verilog.,9,adibis/Interrupt_Controller,2911593,Verilog,Interrupt_Controller,115,21,2024-04-11 03:27:53+00:00,"['verilog', 'verilog-project', 'verilog-components', 'hdl']",https://api.github.com/licenses/gpl-3.0
26,https://github.com/trondd/oc-i2c.git,2011-08-05 08:19:43+00:00,I2C controller core from Opencores.org,6,trondd/oc-i2c,2159301,Verilog,oc-i2c,1468,20,2024-03-18 10:21:05+00:00,[],None
27,https://github.com/dlitz/openmsp430.git,2011-12-27 18:32:04+00:00,openMSP430 CPU core (from OpenCores),8,dlitz/openmsp430,3058195,Verilog,openmsp430,159084,20,2023-11-09 06:46:33+00:00,[],None
28,https://github.com/hutch31/tv80.git,2012-02-04 00:48:58+00:00,TV80 Z80-compatible microprocessor,3,hutch31/tv80,3349819,Verilog,tv80,152,19,2023-11-30 18:57:27+00:00,[],https://api.github.com/licenses/mit
29,https://github.com/jbush001/RISC-Processor.git,2012-02-05 17:16:14+00:00,32-bit RISC processor,10,jbush001/RISC-Processor,3360764,Verilog,RISC-Processor,81,19,2024-02-28 04:02:19+00:00,[],https://api.github.com/licenses/apache-2.0
30,https://github.com/travisgoodspeed/80211scrambler.git,2011-12-18 16:19:59+00:00,Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.,7,travisgoodspeed/80211scrambler,3006697,Verilog,80211scrambler,400,18,2023-12-21 20:22:11+00:00,[],None
31,https://github.com/casper-astro/hdl_devel.git,2011-10-14 08:21:37+00:00,A new CASPER toolflow based on an HDL primitives library,4,casper-astro/hdl_devel,2575006,Verilog,hdl_devel,1458,18,2023-06-30 07:15:37+00:00,[],None
32,https://github.com/Biinngg/Floating-Point-Addition.git,2011-12-19 05:20:18+00:00,使用Verilog设计的带四舍五入功能的浮点加法器,9,Biinngg/Floating-Point-Addition,3010005,Verilog,Floating-Point-Addition,1004,18,2023-11-23 13:25:27+00:00,[],https://api.github.com/licenses/gpl-3.0
33,https://github.com/bendyer/adat-verilog.git,2010-03-17 15:07:43+00:00,"Altera Cyclone FPGA cores for dealing with ADAT I/O, written in Verilog.",1,bendyer/adat-verilog,566714,Verilog,adat-verilog,300,17,2024-03-29 19:07:59+00:00,[],None
34,https://github.com/dwelch67/amber_samples.git,2012-02-19 01:17:49+00:00,,4,dwelch67/amber_samples,3482530,Verilog,amber_samples,20563,17,2019-09-08 19:34:23+00:00,[],None
35,https://github.com/ezrec/galpal.git,2010-08-17 04:11:47+00:00,Verilog models for the GAL22V10 and select PAL devices.,3,ezrec/galpal,842803,Verilog,galpal,136,16,2024-02-26 08:53:51+00:00,[],None
36,https://github.com/peterlefanulumsdaine/Oberwolfach-explorations.git,2011-01-26 02:51:09+00:00,collaboration on work in progress,1,peterlefanulumsdaine/Oberwolfach-explorations,1293955,Verilog,Oberwolfach-explorations,144,15,2020-11-27 15:54:45+00:00,[],None
37,https://github.com/whitequark/bfcpu2.git,2011-12-15 01:47:46+00:00,A pipelined brainfuck softcore in Verilog,3,whitequark/bfcpu2,2984739,Verilog,bfcpu2,164,15,2023-11-22 07:09:55+00:00,[],https://api.github.com/licenses/mit
38,https://github.com/donnaware/ZBC---The-Zero-Board-Computer.git,2010-08-29 19:57:06+00:00,Based heavily on zet.aluzina.org and Terasic DE0,6,donnaware/ZBC---The-Zero-Board-Computer,870676,Verilog,ZBC---The-Zero-Board-Computer,7332,15,2022-04-15 03:05:33+00:00,[],https://api.github.com/licenses/gpl-3.0
39,https://github.com/codyps/wimax_ofdm.git,2011-02-05 01:24:54+00:00,Partial Verilog implimentation of a WiMAX OFDM Phy,13,codyps/wimax_ofdm,1330254,Verilog,wimax_ofdm,2728,14,2022-10-13 14:53:49+00:00,[],None
40,https://github.com/vsergeev/v8cpu.git,2010-12-22 22:57:45+00:00,v8cpu is a simple multi-cycle von Neumann architecture 8-bit CPU in under 500 lines of Verilog.,3,vsergeev/v8cpu,1191536,Verilog,v8cpu,15,14,2023-08-12 19:47:22+00:00,[],https://api.github.com/licenses/mit
41,https://github.com/jbornschein/soc-lm32.git,2010-04-10 22:01:43+00:00,Open source/hardware SoC plattform based on the lattice mico 32 softcore,2,jbornschein/soc-lm32,604394,Verilog,soc-lm32,1892,14,2023-09-21 20:08:20+00:00,[],None
42,https://github.com/jeras/fpga-hdl.git,2010-03-20 13:22:31+00:00,"A set of small Verilog projects, to simulate and implement on FPGA development boards",9,jeras/fpga-hdl,571308,Verilog,fpga-hdl,892,12,2021-03-08 14:20:24+00:00,[],None
43,https://github.com/fallen/milkymist-mmu.git,2012-01-24 21:10:32+00:00,Milkymist MMU project,1,fallen/milkymist-mmu,3259837,Verilog,milkymist-mmu,33864,12,2023-08-31 05:03:45+00:00,[],
44,https://github.com/tmbinc/crunchy.git,2010-12-28 01:59:21+00:00,Distributed FPGA Number Crunching for the Masses,3,tmbinc/crunchy,1201965,Verilog,crunchy,780,12,2024-01-04 19:31:25+00:00,[],None
45,https://github.com/teamdragonforce/virtexsquared.git,2010-08-28 20:28:56+00:00,18-545 project: ARM-like SoC,2,teamdragonforce/virtexsquared,868959,Verilog,virtexsquared,20603,12,2023-09-13 18:31:02+00:00,[],None
46,https://github.com/progranism/Open-Source-System-on-Chip-Experiment.git,2012-01-31 02:57:38+00:00,Just experimenting with Open Source SoCs on my Altera dev kit.,6,progranism/Open-Source-System-on-Chip-Experiment,3311356,Verilog,Open-Source-System-on-Chip-Experiment,1008,12,2022-04-09 23:12:21+00:00,[],None
47,https://github.com/bnewbold/netv_fpga_hdmi_overlay.git,2012-01-21 00:21:04+00:00,Mirror of NeTV FPGA Verilog Code,9,bnewbold/netv_fpga_hdmi_overlay,3231098,Verilog,netv_fpga_hdmi_overlay,284,12,2024-02-23 08:44:36+00:00,[],None
48,https://github.com/kik/Four-Color-Theorem-Maintenance.git,2011-06-12 02:57:27+00:00,Fixed FCT proof for latest coq and ssreflect,1,kik/Four-Color-Theorem-Maintenance,1883347,Verilog,Four-Color-Theorem-Maintenance,603,11,2021-09-23 02:30:42+00:00,[],None
49,https://github.com/ezrec/Amigo.git,2010-08-09 05:29:03+00:00,Amigo 1000 - Conversion of the Amiga 1000 schematic into Verilog 2001 RTL,0,ezrec/Amigo,825856,Verilog,Amigo,144,11,2022-12-31 02:10:26+00:00,[],None
50,https://github.com/lgeek/orpsoc.git,2011-08-23 18:57:52+00:00,[abandoned fork] OpenRISC Reference Platform SoC,7,lgeek/orpsoc,2257089,Verilog,orpsoc,3753,11,2021-07-21 13:08:51+00:00,[],None
51,https://github.com/nickrobinson/G729_CODE.git,2011-01-18 23:26:36+00:00,G.729 Encoder,13,nickrobinson/G729_CODE,1269075,Verilog,G729_CODE,40568,10,2023-12-29 05:38:39+00:00,[],None
52,https://github.com/Eelis/qs-avg.git,2010-04-10 13:19:55+00:00,Proofs of Quicksort's average case complexity,0,Eelis/qs-avg,603844,Verilog,qs-avg,600,10,2022-07-28 19:31:02+00:00,[],None
53,https://github.com/rdiez/ethernet_dpi.git,2012-01-10 20:18:20+00:00,DPI module for Ethernet-based interaction with Verilator simulations,1,rdiez/ethernet_dpi,3148271,Verilog,ethernet_dpi,166,10,2024-01-17 08:46:37+00:00,[],None
54,https://github.com/robincoxe/usrp1_openbts.git,2011-07-29 16:24:46+00:00,Altera Quartus Project for OpenBTS USRP1 Cyclone FPGA bitstream ,7,robincoxe/usrp1_openbts,2124782,Verilog,usrp1_openbts,6155,9,2023-09-28 10:19:20+00:00,[],None
55,https://github.com/GregMefford/vlsi681spring09.git,2009-04-01 18:42:15+00:00,"Class Project for 681 VLSI System Design Course at The University of Cincinnati, Spring 2009",3,GregMefford/vlsi681spring09,165419,Verilog,vlsi681spring09,50637,9,2022-11-23 11:01:29+00:00,[],None
56,https://github.com/hutch31/sdlib.git,2012-02-18 00:02:08+00:00,srdy-drdy library,4,hutch31/sdlib,3475042,Verilog,sdlib,460,9,2024-03-01 17:51:48+00:00,[],None
57,https://github.com/rdiez/orbuild.git,2011-08-17 20:27:41+00:00,OpenRISC build system,8,rdiez/orbuild,2224203,Verilog,orbuild,1591,9,2024-03-27 03:33:30+00:00,[],None
58,https://github.com/wallento/or1200mp.git,2010-07-01 14:41:40+00:00,Multiprocessor variant of OpenRISC 1200 processor,4,wallento/or1200mp,751451,Verilog,or1200mp,6980,9,2022-05-05 06:29:10+00:00,[],None
59,https://github.com/cnvogelg/minimig_tc64.git,2011-11-19 11:06:31+00:00,MiniMig for TurboChameleon64,8,cnvogelg/minimig_tc64,2808324,Verilog,minimig_tc64,1344,8,2023-10-12 10:07:55+00:00,[],None
60,https://github.com/bunnie/kovan-fpga.git,2012-02-16 08:51:17+00:00,FPGA code for Kovan platform,3,bunnie/kovan-fpga,3458347,Verilog,kovan-fpga,164,8,2023-03-02 21:31:17+00:00,[],None
61,https://github.com/mzp/lambda.git,2009-10-25 10:12:22+00:00,simple typed lambda calculus on Coq,0,mzp/lambda,348945,Verilog,lambda,884,8,2020-10-15 22:24:10+00:00,[],None
62,https://github.com/bgelb/digilite_zl.git,2011-08-22 15:44:41+00:00,DigiLiteZL FPGA,0,bgelb/digilite_zl,2249531,Verilog,digilite_zl,184,7,2022-02-13 15:20:55+00:00,[],https://api.github.com/licenses/bsd-2-clause
63,https://github.com/solowandererY2K/FPGA-Quantum-Compiler.git,2012-02-07 11:44:46+00:00,FPGA that compiles quantum gates.,4,solowandererY2K/FPGA-Quantum-Compiler,3376852,Verilog,FPGA-Quantum-Compiler,244,7,2023-12-18 11:28:24+00:00,[],https://api.github.com/licenses/mit
64,https://github.com/jonathanmay/verilog-core.git,2011-04-25 09:09:58+00:00,Basic transputer-like core in Verilog,4,jonathanmay/verilog-core,1659331,Verilog,verilog-core,279,7,2020-12-12 00:01:36+00:00,[],None
65,https://github.com/hutch31/Balsa-AES-Core.git,2011-02-11 02:03:46+00:00,Asynchronous AES core written using the Balsa hardware description language,1,hutch31/Balsa-AES-Core,1353354,Verilog,Balsa-AES-Core,112,7,2022-10-19 07:25:08+00:00,[],None
66,https://github.com/mepard/N210CeVI.git,2011-10-05 20:15:03+00:00,100 Msps support for Ettus USRP N210,3,mepard/N210CeVI,2521859,Verilog,N210CeVI,5162,6,2019-02-02 06:25:28+00:00,[],None
67,https://github.com/tomprince/rippling.git,2011-03-27 21:12:58+00:00,Sean Wilson's rippling plugin.,2,tomprince/rippling,1534134,Verilog,rippling,208,6,2020-04-29 17:14:17+00:00,[],https://api.github.com/licenses/lgpl-2.1
68,https://github.com/rkrajnc/or1200-qmem.git,2011-07-27 09:15:30+00:00,OR1200 - Openrisc 1200 soft-core CPU from opencores.org with added external QMEM bus.,1,rkrajnc/or1200-qmem,2111957,Verilog,or1200-qmem,332,6,2022-06-22 07:46:37+00:00,[],None
69,https://github.com/m-labs/fjmem-m1.git,2011-04-11 15:33:13+00:00,FJMEM core for flashing Mixxeo and Milkymist One,2,m-labs/fjmem-m1,1599640,Verilog,fjmem-m1,147,6,2020-11-17 06:40:32+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/cospan/sycamore.git,2011-06-29 12:37:08+00:00,FPGA code generation and communication with Linux,3,cospan/sycamore,1972208,Verilog,sycamore,2550,6,2023-01-28 16:21:56+00:00,[],None
71,https://github.com/imr/Stack-Machine.git,2011-04-21 02:09:06+00:00,Simple stack based microprocessor,0,imr/Stack-Machine,1643465,Verilog,Stack-Machine,188,6,2024-02-28 20:58:50+00:00,[],None
72,https://github.com/jeras/soc-kit.git,2009-01-16 17:04:01+00:00,System on Chip toolkit (Verilog 2001),5,jeras/soc-kit,108854,Verilog,soc-kit,716,6,2022-05-15 12:13:10+00:00,[],None
73,https://github.com/robbertkrebbers/corn.git,2010-10-15 08:28:35+00:00,,1,robbertkrebbers/corn,989408,Verilog,corn,10594,5,2023-07-25 13:42:13+00:00,[],https://api.github.com/licenses/gpl-2.0
74,https://github.com/covejstewart/verilog.git,2011-09-14 20:08:35+00:00,Projects related to work in verilog,0,covejstewart/verilog,2387951,Verilog,verilog,118,5,2020-08-11 06:19:13+00:00,[],None
75,https://github.com/texane/papilio.git,2010-12-05 16:00:29+00:00,papilio fpga board related hackeries,0,texane/papilio,1140595,Verilog,papilio,89,5,2020-07-15 21:58:09+00:00,[],None
76,https://github.com/ska-sa/roach1_hardware.git,2012-02-10 07:51:32+00:00,,1,ska-sa/roach1_hardware,3405335,Verilog,roach1_hardware,800028,5,2022-05-16 12:23:10+00:00,[],None
77,https://github.com/jeras/sockit_spi.git,2011-01-21 00:32:33+00:00,"SocKit SPI (3-wire, dual, quad) master",1,jeras/sockit_spi,1276674,Verilog,sockit_spi,1210,5,2019-07-21 18:28:32+00:00,[],None
78,https://github.com/GadgetFactory/LatticeMico32.git,2011-05-02 15:15:59+00:00,LatticeMico32 Soft Processor for the Papilio One.,4,GadgetFactory/LatticeMico32,1691751,Verilog,LatticeMico32,18512,5,2019-08-31 22:01:40+00:00,[],None
79,https://github.com/jeras/sockit_cdc.git,2011-10-31 15:21:06+00:00,clock domain crossing FIFO,2,jeras/sockit_cdc,2681490,Verilog,sockit_cdc,113,5,2019-12-17 19:36:02+00:00,[],None
80,https://github.com/oddball/genMem.git,2011-09-12 22:13:56+00:00,,1,oddball/genMem,2374639,Verilog,genMem,14,5,2022-07-11 19:42:30+00:00,"['systemverilog', 'hdl', 'vhdl']",https://api.github.com/licenses/lgpl-3.0
81,https://github.com/fallen/md5-hbf.git,2010-01-10 23:35:07+00:00,md5 hardware bruteforcer IP core,1,fallen/md5-hbf,466794,Verilog,md5-hbf,584,5,2022-10-13 14:59:56+00:00,[],None
82,https://github.com/adriaanm/dot.git,2009-10-07 09:39:53+00:00,implementation of dot calculus,1,adriaanm/dot,329533,Verilog,dot,672,5,2018-03-01 22:36:50+00:00,[],None
83,https://github.com/tmatsuya/milkymist-ml401.git,2010-09-18 08:53:36+00:00,Backport of Milkymist SoC to the Xilinx ML401 board (EXPERIMENTAL AND LARGELY UNMAINTAINED),3,tmatsuya/milkymist-ml401,920362,Verilog,milkymist-ml401,6391,5,2023-07-25 13:42:09+00:00,[],
84,https://github.com/zviadm/Beehive.git,2010-12-10 15:27:25+00:00,,1,zviadm/Beehive,1156385,Verilog,Beehive,17668,5,2019-10-04 03:59:36+00:00,[],
85,https://github.com/jasonabele/ettus-uhd.git,2010-10-06 23:12:01+00:00,GitHub mirror of Ettus UHD api development,1,jasonabele/ettus-uhd,967919,Verilog,ettus-uhd,18407,5,2017-10-24 10:44:21+00:00,[],None
86,https://github.com/optixx/lm32.git,2010-03-22 16:31:39+00:00,Digilent Nexys2 port of the soc-lm32,2,optixx/lm32,574254,Verilog,lm32,492,5,2019-08-31 07:20:03+00:00,[],None
87,https://github.com/alexwhittemore/Spartan-6-NoC-Router.git,2010-12-09 06:19:10+00:00,Various verilog modules for use in a 5x5 8 bit wide port router for implementation in NoC routing,0,alexwhittemore/Spartan-6-NoC-Router,1152141,Verilog,Spartan-6-NoC-Router,184,5,2021-07-30 08:35:06+00:00,[],None
88,https://github.com/texane/mm-papilio.git,2011-10-12 20:48:16+00:00,milkymist on papilio,2,texane/mm-papilio,2565301,Verilog,mm-papilio,1096,5,2022-04-21 03:40:26+00:00,[],None
89,https://github.com/wramsdell/Verilog_Example.git,2010-11-22 07:55:59+00:00,Example Verilog code for the Prototype Engineering FPGA shield,3,wramsdell/Verilog_Example,1101732,Verilog,Verilog_Example,3508,4,2019-12-10 09:27:21+00:00,[],None
90,https://github.com/shaform/ArkanoidOnVerilog.git,2011-07-07 14:37:16+00:00,An Arkanoid-like game using Verilog.,1,shaform/ArkanoidOnVerilog,2012679,Verilog,ArkanoidOnVerilog,28215,4,2023-01-28 19:01:27+00:00,[],https://api.github.com/licenses/gpl-3.0
91,https://github.com/rkirti/EagleEye.git,2009-12-25 14:05:25+00:00,Combinational ATPG tool  designed as a part of Digital Systems Testing Course,2,rkirti/EagleEye,448932,Verilog,EagleEye,1042,4,2021-01-29 04:46:15+00:00,[],None
92,https://github.com/nfarring/cores.git,2011-12-19 19:38:32+00:00,Library of hardware modules for FPGAs,1,nfarring/cores,3014472,Verilog,cores,2494,4,2021-01-13 20:15:12+00:00,[],
93,https://github.com/odge/al-jabr.git,2010-02-21 21:59:16+00:00,Algebraic Algorithms,1,odge/al-jabr,529192,Verilog,al-jabr,280,4,2014-03-11 00:31:59+00:00,[],None
94,https://github.com/etschneider/usrp-fpga-inband.git,2010-09-01 16:05:00+00:00,Mirror of USRP FPGA code for those with the GIT protocol blocked by their firewall,10,etschneider/usrp-fpga-inband,878503,Verilog,usrp-fpga-inband,10316,4,2014-05-23 02:24:21+00:00,[],None
95,https://github.com/mzp/GC.git,2010-04-29 04:05:22+00:00,Proof of Garbage Collector,0,mzp/GC,637065,Verilog,GC,124,4,2021-03-22 02:28:03+00:00,[],None
96,https://github.com/calikevuche/usrp2.git,2011-11-18 04:01:44+00:00,carrier_sense_module,4,calikevuche/usrp2,2800546,Verilog,usrp2,110885,4,2017-05-23 21:19:02+00:00,[],None
97,https://github.com/Vlad-Shcherbina/TheoryOfRefinement.git,2011-07-22 11:04:07+00:00,proving theorems in Hoare's theory of refinement with ITP,1,Vlad-Shcherbina/TheoryOfRefinement,2088208,Verilog,TheoryOfRefinement,260,4,2019-01-11 10:28:41+00:00,[],None
98,https://github.com/loganwilliams/augmented-reality-on-fpga.git,2011-10-25 16:40:48+00:00,,3,loganwilliams/augmented-reality-on-fpga,2644763,Verilog,augmented-reality-on-fpga,110107,4,2018-07-19 00:38:10+00:00,[],None
99,https://github.com/eastzone/frmp_router.git,2009-06-21 01:37:13+00:00,Fast Reroute and Multipath Router based on NetFPGA,1,eastzone/frmp_router,232389,Verilog,frmp_router,1160,4,2018-04-06 13:11:13+00:00,[],None
100,https://github.com/huitseeker/thesis-spikes.git,2011-08-27 12:05:54+00:00,Some Ssreflect demos and code snippets mentioned in my manuscript,1,huitseeker/thesis-spikes,2279016,Verilog,thesis-spikes,1468,4,2023-01-28 17:44:54+00:00,[],None
101,https://github.com/alangenfeld/ece555.git,2010-11-18 02:21:27+00:00,Final project for digital circuit layout class,0,alangenfeld/ece555,1090417,Verilog,ece555,12544,4,2017-05-22 18:52:59+00:00,[],None
102,https://github.com/conrs/Sequencer.git,2011-04-04 23:01:49+00:00,Implemented a sequencer on an FPGA. Enclosed is the Verilog code,2,conrs/Sequencer,1569622,Verilog,Sequencer,95,3,2015-12-30 07:06:59+00:00,[],None
103,https://github.com/teamname/mips.git,2010-03-02 23:22:24+00:00,mips processor and memory,0,teamname/mips,543729,Verilog,mips,78,3,2017-10-31 11:34:59+00:00,[],None
104,https://github.com/wolftrax84/RISC_PROC.git,2011-02-24 23:05:43+00:00,16-bit Pipelined RISC Processor,1,wolftrax84/RISC_PROC,1408765,Verilog,RISC_PROC,196,3,2018-11-09 15:51:51+00:00,[],None
105,https://github.com/kristianpaul/milkyminer.git,2012-02-10 04:29:28+00:00,fpgaminer core xilinx fpgas port to M1 board,1,kristianpaul/milkyminer,3404308,Verilog,milkyminer,156,3,2021-05-13 19:07:15+00:00,[],
106,https://github.com/jtristan/CompCert-Extensions.git,2011-07-12 14:32:59+00:00,Release of code written to experiment with formally verified translation validators for Compcert.,0,jtristan/CompCert-Extensions,2036493,Verilog,CompCert-Extensions,412,3,2023-11-18 12:12:53+00:00,[],https://api.github.com/licenses/mit
107,https://github.com/laysakura/miniCPU.git,2010-11-29 04:19:11+00:00,A mini CPU which implements a subset of IA-32 instructions.  This runs on ModelSim.,0,laysakura/miniCPU,1120993,Verilog,miniCPU,1836,3,2024-02-12 17:11:53+00:00,[],None
108,https://github.com/ewa/simple_spi_ewa.git,2011-08-25 20:20:28+00:00,Modified version of Richard Herveille's Simple SPI core,1,ewa/simple_spi_ewa,2270342,Verilog,simple_spi_ewa,1124,3,2019-08-30 02:24:36+00:00,[],None
109,https://github.com/mbattig/pedal.git,2011-08-12 15:24:35+00:00,FPGA Based Guitar Pedal,0,mbattig/pedal,2197686,Verilog,pedal,112,3,2019-02-06 17:26:49+00:00,[],None
110,https://github.com/zsiciarz/alaw.git,2010-11-27 14:31:41+00:00,A-law coder and decoder in Verilog,1,zsiciarz/alaw,1116969,Verilog,alaw,196,3,2019-04-02 17:25:19+00:00,[],None
111,https://github.com/pirapira/sql2lisp.git,2010-04-06 05:53:46+00:00,,0,pirapira/sql2lisp,596633,Verilog,sql2lisp,256,3,2013-10-16 11:12:26+00:00,[],None
112,https://github.com/jesstherobot/llbitcoin.git,2011-04-07 16:32:45+00:00,FPGA implementation of bitcoin algorithm,0,jesstherobot/llbitcoin,1583198,Verilog,llbitcoin,878,3,2022-01-19 13:14:24+00:00,[],None
113,https://github.com/ksksue/HelloLED-QsysJtagDebugOnDE0.git,2011-12-09 18:54:42+00:00,Hello LED by Qsys Jtag Debug with System Console tcl code on DE0(Altera Cyclone III FPGA),2,ksksue/HelloLED-QsysJtagDebugOnDE0,2949283,Verilog,HelloLED-QsysJtagDebugOnDE0,354,3,2022-02-26 20:39:17+00:00,[],None
114,https://github.com/swetland/cpu32.git,2012-02-05 13:47:50+00:00,verilog tinkering,0,swetland/cpu32,3359593,Verilog,cpu32,176,3,2020-06-22 02:42:04+00:00,[],None
115,https://github.com/tsuckow/thermostat.git,2011-03-28 17:11:27+00:00,Hardware Senior Project,0,tsuckow/thermostat,1537585,Verilog,thermostat,1316,3,2013-11-28 23:32:43+00:00,[],None
116,https://github.com/G33KatWork/LM32_Playground.git,2010-03-05 15:36:11+00:00,My personal playground for the LM32 SoC on an FPGA,5,G33KatWork/LM32_Playground,548617,Verilog,LM32_Playground,308,3,2018-07-03 01:17:55+00:00,[],None
117,https://github.com/catchmrbharath/mipsmorph.git,2012-01-25 08:51:28+00:00,,0,catchmrbharath/mipsmorph,3263503,Verilog,mipsmorph,169,3,2017-10-31 11:35:41+00:00,[],None
118,https://github.com/lucasp0927/dclab.git,2010-06-29 12:16:59+00:00,2010 summer dclab,0,lucasp0927/dclab,746629,Verilog,dclab,43340,3,2014-01-27 16:20:09+00:00,[],None
119,https://github.com/Micahnator/472_lab5.git,2011-05-17 23:15:23+00:00,,1,Micahnator/472_lab5,1763466,Verilog,472_lab5,164,3,2013-11-01 12:08:21+00:00,[],None
120,https://github.com/kattun/VerilogUtils.git,2011-09-26 07:24:21+00:00,ruby scripts for verilog(HDL),1,kattun/VerilogUtils,2458756,Verilog,VerilogUtils,192,3,2024-01-12 14:05:48+00:00,[],None
121,https://github.com/zerotohero/Thesis-Project.git,2012-02-17 08:09:49+00:00,SAYEH Pipelined processor,2,zerotohero/Thesis-Project,3468164,Verilog,Thesis-Project,920,3,2017-10-31 11:39:38+00:00,[],None
122,https://github.com/jmahler/EECE-144-labs.git,2011-08-31 05:44:09+00:00,Lab reports for the class Logic Design Fundamentals (EECE 144) written in LaTeX,1,jmahler/EECE-144-labs,2299804,Verilog,EECE-144-labs,4800,3,2022-02-18 00:08:09+00:00,[],None
123,https://github.com/optixx/pong.git,2010-03-02 20:38:40+00:00,pong on a spartan3e ,0,optixx/pong,543493,Verilog,pong,76,3,2019-08-31 07:20:25+00:00,[],None
124,https://github.com/ribalda/openmsp430-lx9micro.git,2011-07-22 13:56:40+00:00,Openmsp430 implementation for Avnet LX9 Microboard,1,ribalda/openmsp430-lx9micro,2088880,Verilog,openmsp430-lx9micro,4743,3,2020-02-22 01:45:29+00:00,[],None
125,https://github.com/ppedrot/sat-coq.git,2011-12-22 16:26:47+00:00,A reflexive sat & tauto solver in Coq.,0,ppedrot/sat-coq,3035002,Verilog,sat-coq,140,3,2015-04-09 13:54:18+00:00,[],https://api.github.com/licenses/wtfpl
126,https://github.com/minad/vle.git,2011-05-17 23:56:18+00:00,Verilog Experiments,1,minad/vle,1763602,Verilog,vle,120,3,2019-02-05 03:52:58+00:00,[],None
127,https://github.com/amiller/CoinCoq.git,2012-01-17 08:27:50+00:00,"An attempt at a formal specification for Bitcoin, including formal semantics for Bitcoin scripts.",0,amiller/CoinCoq,3197843,Verilog,CoinCoq,100,3,2016-08-22 01:19:12+00:00,[],None
128,https://github.com/jbornschein/farbborg.git,2010-04-10 22:25:24+00:00,FPGA based Farb Borg,0,jbornschein/farbborg,604418,Verilog,farbborg,3224,3,2021-12-26 11:39:24+00:00,[],None
129,https://github.com/GREO/uhd.git,2011-02-13 03:54:18+00:00,A clone of Ettus's UHD repo ,9,GREO/uhd,1360809,Verilog,uhd,17020,2,2014-03-31 07:12:55+00:00,[],
130,https://github.com/MoronsRuS/AudioWake.git,2011-05-07 08:53:22+00:00,Hardware Senior Project.  A music alarm clock.,0,MoronsRuS/AudioWake,1714813,Verilog,AudioWake,388,2,2013-10-30 04:21:06+00:00,[],None
131,https://github.com/ProofCafe/tpp2011.git,2011-11-13 01:57:35+00:00,,0,ProofCafe/tpp2011,2764604,Verilog,tpp2011,128,2,2014-01-22 14:09:55+00:00,[],None
132,https://github.com/dagvadorj/ulach-tarhi.git,2011-04-05 15:54:11+00:00,A very simple RISC microprocessor,0,dagvadorj/ulach-tarhi,1572721,Verilog,ulach-tarhi,99,2,2017-10-31 11:49:28+00:00,[],None
133,https://github.com/zyanham/MyTools.git,2011-10-28 04:51:41+00:00,My Tool for Work,0,zyanham/MyTools,2663187,Verilog,MyTools,109029,2,2024-01-31 07:35:18+00:00,[],None
134,https://github.com/odge/standard-library.git,2010-03-25 18:02:14+00:00,my attempts to make a standard library for Coq,0,odge/standard-library,579400,Verilog,standard-library,96,2,2012-12-14 02:55:38+00:00,[],None
135,https://github.com/unregistered/veritune.git,2011-04-12 03:51:49+00:00,Pitch correction in Verilog,0,unregistered/veritune,1602430,Verilog,veritune,792,2,2015-12-30 07:06:59+00:00,[],None
136,https://github.com/dirjud/Nitro-Parts-lib-UART.git,2012-02-12 22:30:01+00:00,RS-232/UART implementation for nitro parts,1,dirjud/Nitro-Parts-lib-UART,3425256,Verilog,Nitro-Parts-lib-UART,17,2,2022-07-27 02:53:53+00:00,[],None
137,https://github.com/mattam82/Coq--RTL.git,2009-09-20 00:42:09+00:00,A formalization of λRTL in Coq,0,mattam82/Coq--RTL,312133,Verilog,Coq--RTL,208,2,2016-01-09 11:47:11+00:00,[],None
138,https://github.com/kourge/y86js.git,2011-12-30 03:50:08+00:00,,0,kourge/y86js,3072676,Verilog,y86js,176,2,2023-02-08 11:02:47+00:00,[],None
139,https://github.com/anstrevor/Turbo_GRAFIX.git,2012-02-13 23:02:32+00:00,GPU Project,0,anstrevor/Turbo_GRAFIX,3435078,Verilog,Turbo_GRAFIX,352,2,2017-10-31 11:49:08+00:00,[],None
140,https://github.com/jeras/Terasic_DE1.git,2011-06-18 09:41:01+00:00,Demo designs for the Terasic DE1 board,0,jeras/Terasic_DE1,1915105,Verilog,Terasic_DE1,140,2,2013-10-13 07:47:23+00:00,[],None
141,https://github.com/Spenser309/fully_pipelined_adder.git,2011-10-21 00:17:46+00:00,Fully pipelined adder,0,Spenser309/fully_pipelined_adder,2617162,Verilog,fully_pipelined_adder,2644,2,2020-09-29 01:40:32+00:00,[],None
142,https://github.com/kik/VSTTE2012.git,2011-11-10 15:14:52+00:00,VSTTE2012 competition,0,kik/VSTTE2012,2749297,Verilog,VSTTE2012,100,2,2021-08-16 01:00:22+00:00,[],None
143,https://github.com/crowell/FieldProgrammableWristWatch.git,2011-04-05 21:30:33+00:00,"FPWW is a digital ""wristwatch"", written in verilog, for the spartan3 educational boards, as a final project for the EC311 - Intro to Logic Design.  It was created by Jeff Crowell Samir Ahmed and Richard Tia",3,crowell/FieldProgrammableWristWatch,1574205,Verilog,FieldProgrammableWristWatch,2583,2,2013-10-26 08:27:43+00:00,[],None
144,https://github.com/kik/CoqExec.git,2011-06-23 16:50:47+00:00,Coq Extraction Library,0,kik/CoqExec,1942727,Verilog,CoqExec,108,2,2021-08-16 01:00:32+00:00,[],None
145,https://github.com/danielsig727/ICLab2010.git,2011-07-16 12:34:50+00:00,,0,danielsig727/ICLab2010,2057810,Verilog,ICLab2010,104,2,2022-01-21 15:42:47+00:00,[],None
146,https://github.com/ali-raheem/LetsHackStuff.com.git,2011-01-30 13:13:48+00:00,"Code from my website, mostly short snippets etc",3,ali-raheem/LetsHackStuff.com,1308898,Verilog,LetsHackStuff.com,3480,2,2018-11-30 12:58:36+00:00,[],None
147,https://github.com/cooleys/proj3.git,2009-11-04 05:45:14+00:00,ECE472 fall09,0,cooleys/proj3,360393,Verilog,proj3,252,2,2018-11-08 20:39:25+00:00,[],None
148,https://github.com/ungood/fpga.git,2011-05-10 11:03:58+00:00,My experiments in FPGAs.,5,ungood/fpga,1727437,Verilog,fpga,232,2,2013-12-09 20:29:41+00:00,[],None
149,https://github.com/hadmack/UHD-Mirror.git,2011-10-04 00:02:42+00:00,The UHD drivers for USRP-family products,21,hadmack/UHD-Mirror,2508723,Verilog,UHD-Mirror,16897,2,2018-01-10 02:37:15+00:00,[],
150,https://github.com/jasonabele/ettus-fpga.git,2010-10-06 23:28:35+00:00,GitHub mirror of Ettus USRP FPGA development,1,jasonabele/ettus-fpga,967956,Verilog,ettus-fpga,12616,2,2015-05-16 00:05:47+00:00,[],None
151,https://github.com/dagvadorj/ulach-ddfs.git,2011-03-30 11:48:13+00:00,Digital frequency synthesizer for Ulach,0,dagvadorj/ulach-ddfs,1545860,Verilog,ulach-ddfs,100,2,2017-10-31 11:42:29+00:00,[],None
152,https://github.com/kik/ICFPC2011.git,2011-06-20 15:10:21+00:00,ICFPC2011,0,kik/ICFPC2011,1924140,Verilog,ICFPC2011,144,2,2021-08-16 01:00:46+00:00,[],None
153,https://github.com/JohnOrlando/uhd_with_burx.git,2011-02-22 22:52:49+00:00,Clone of Ettus Research's UHD repository with support for Epiq Solutions' Bitshark USRP RX (BURX) daughterboard,0,JohnOrlando/uhd_with_burx,1399882,Verilog,uhd_with_burx,17666,2,2013-10-02 03:41:38+00:00,[],
154,https://github.com/pirapira/surreal.git,2011-12-05 10:35:08+00:00,surreal numbers in Coq,0,pirapira/surreal,2915795,Verilog,surreal,100,2,2018-12-14 11:41:08+00:00,[],None
155,https://github.com/jinyier/PCHIP_PCC.git,2011-10-07 02:24:57+00:00,EE_CS,1,jinyier/PCHIP_PCC,2530120,Verilog,PCHIP_PCC,391,2,2014-04-29 17:10:16+00:00,[],None
156,https://github.com/xialixun/OpenIce.git,2009-06-23 22:08:13+00:00,Platform-independent MicroBlaze ,1,xialixun/OpenIce,234695,Verilog,OpenIce,372,2,2021-10-02 21:41:02+00:00,[],None
157,https://github.com/yone2/serio.git,2012-02-15 15:30:14+00:00,大江戸からくり人形をメイドロボに改造するプロジェクト,0,yone2/serio,3450675,Verilog,serio,120,2,2013-10-07 20:36:50+00:00,[],None
158,https://github.com/leaflabs/hdl.git,2012-01-09 21:22:54+00:00,"For HDL files, FPGA cores etc.",2,leaflabs/hdl,3140187,Verilog,hdl,7184,2,2019-02-05 14:06:15+00:00,[],None
159,https://github.com/jwcxz/peq.git,2011-12-27 08:46:16+00:00,Parametric Equalizer for FPGAs,1,jwcxz/peq,3055658,Verilog,peq,3072,2,2015-07-21 09:51:21+00:00,[],None
160,https://github.com/teamname/vgatest.git,2010-04-13 21:00:58+00:00,,1,teamname/vgatest,609081,Verilog,vgatest,4264,2,2023-11-10 14:00:46+00:00,[],None
161,https://github.com/dirjud/Nitro-Parts-lib-HostInterface.git,2012-02-12 22:33:35+00:00,Host Interface for Nitro Parts,1,dirjud/Nitro-Parts-lib-HostInterface,3425281,Verilog,Nitro-Parts-lib-HostInterface,148,2,2022-07-27 02:40:26+00:00,[],None
162,https://github.com/grindars/bfcore.git,2011-12-14 15:26:00+00:00,Simple Brainfuck core in Verilog,0,grindars/bfcore,2980779,Verilog,bfcore,120,2,2021-12-31 13:38:11+00:00,[],https://api.github.com/licenses/gpl-3.0
163,https://github.com/markschultz/dlx.git,2012-02-02 01:15:27+00:00,dlx verilog,0,markschultz/dlx,3330819,Verilog,dlx,116,2,2019-11-15 20:13:34+00:00,[],None
164,https://github.com/dirjud/Nitro-Parts-lib-I2C.git,2012-02-12 22:27:17+00:00,I2C Library for Nitro Parts,1,dirjud/Nitro-Parts-lib-I2C,3425236,Verilog,Nitro-Parts-lib-I2C,27,2,2022-07-27 02:38:31+00:00,[],None
165,https://github.com/ph4tbe4r00/Safecode-SVA-Formalism.git,2011-07-13 21:32:55+00:00,,1,ph4tbe4r00/Safecode-SVA-Formalism,2044366,Verilog,Safecode-SVA-Formalism,325,2,2014-03-22 03:52:46+00:00,[],https://api.github.com/licenses/mit
166,https://github.com/txa/g52ifr.git,2011-09-27 17:20:52+00:00,,0,txa/g52ifr,2469241,Verilog,g52ifr,320,2,2014-06-08 15:46:07+00:00,[],None
167,https://github.com/teamname/vga.git,2010-03-03 00:17:28+00:00,vga,0,teamname/vga,543792,Verilog,vga,11740,2,2017-10-31 11:43:18+00:00,[],None
168,https://github.com/mzp/cpdt.git,2010-05-23 03:05:36+00:00,,0,mzp/cpdt,681343,Verilog,cpdt,312,2,2016-06-18 19:59:56+00:00,[],None
169,https://github.com/J2J2/totw.git,2012-01-29 13:44:03+00:00,,0,J2J2/totw,3297292,Verilog,totw,127,2,2014-05-02 01:30:04+00:00,[],None
170,https://github.com/cubedice/8bitbrains.git,2010-01-30 22:12:10+00:00,FPGA code for 8 bit guitar,0,cubedice/8bitbrains,495488,Verilog,8bitbrains,80744,2,2015-12-02 09:14:27+00:00,[],None
171,https://github.com/vlqk/uhd-8bit.git,2011-02-02 06:56:22+00:00,UHD 8 bit sampling support,0,vlqk/uhd-8bit,1319513,Verilog,uhd-8bit,15428,2,2017-10-31 11:46:56+00:00,[],
172,https://github.com/jlouis/janus-formalization.git,2008-11-20 22:10:49+00:00,My (planned) graduate project on invertible computation.,1,jlouis/janus-formalization,78838,Verilog,janus-formalization,2572,2,2019-10-10 12:31:56+00:00,[],None
173,https://github.com/teamname/mipstest.git,2010-03-09 00:58:43+00:00,testing for mipsdp,0,teamname/mipstest,553395,Verilog,mipstest,5212,2,2012-12-14 02:07:20+00:00,[],None
174,https://github.com/claireabu/Factotum.git,2011-01-27 18:12:18+00:00,,1,claireabu/Factotum,1299915,Verilog,Factotum,42251,2,2023-04-28 08:57:34+00:00,[],None
175,https://github.com/ska-sa/roach1_test_gateware.git,2012-02-10 07:52:00+00:00,,0,ska-sa/roach1_test_gateware,3405339,Verilog,roach1_test_gateware,20424,2,2013-12-15 12:00:46+00:00,[],None
176,https://github.com/barosl/inkulator.git,2011-12-23 20:41:51+00:00,"A simple computer architecture written in Verilog, based on Altera DE2-70.",0,barosl/inkulator,3042205,Verilog,inkulator,110,2,2014-03-13 12:22:27+00:00,[],None
177,https://github.com/wjzz/PumpingLemma.git,2011-04-10 19:33:37+00:00,A formalization of the pumping lemma for regular languages in Coq,1,wjzz/PumpingLemma,1595994,Verilog,PumpingLemma,92,2,2022-02-22 21:03:06+00:00,[],None
178,https://github.com/leffuy/Old-Hackers-Unite.git,2011-05-03 05:45:48+00:00,,0,leffuy/Old-Hackers-Unite,1694840,Verilog,Old-Hackers-Unite,292,2,2014-02-09 17:35:58+00:00,[],None
179,https://github.com/alise/constructions.git,2010-03-27 14:57:44+00:00,A library for Coq.,0,alise/constructions,582226,Verilog,constructions,88,2,2014-04-27 12:20:04+00:00,[],None
180,https://github.com/matid/ecad.git,2009-11-06 08:36:25+00:00,,0,matid/ecad,363074,Verilog,ecad,12468,1,2013-10-06 05:22:08+00:00,[],None
181,https://github.com/ziman/ecomp.git,2011-09-27 22:19:43+00:00,A simple certified expression compiler (Coq),0,ziman/ecomp,2471171,Verilog,ecomp,116,1,2013-10-22 00:39:11+00:00,[],None
182,https://github.com/teamdragonforce/ac97.git,2010-09-07 08:44:29+00:00,AC'97 test project (lab2),1,teamdragonforce/ac97,893150,Verilog,ac97,2480,1,2013-10-30 18:42:23+00:00,[],None
183,https://github.com/bhangra/delay_tester.git,2011-07-12 06:17:31+00:00,netfpga latency tester,0,bhangra/delay_tester,2034501,Verilog,delay_tester,1840,1,2013-11-13 07:17:06+00:00,[],None
184,https://github.com/terman/bhiv.git,2011-02-05 13:44:20+00:00,Soft mulitcore,2,terman/bhiv,1331501,Verilog,bhiv,164,1,2013-10-03 22:50:47+00:00,[],None
185,https://github.com/kelleyvanevert/studie-bb-windmolen.git,2011-06-16 15:14:30+00:00,,0,kelleyvanevert/studie-bb-windmolen,1906240,Verilog,studie-bb-windmolen,316,1,2014-05-12 10:17:54+00:00,[],None
186,https://github.com/gcross/AxiomatizePauliQEC.git,2011-07-07 21:24:26+00:00,An experiment at axiomatizing error correction with Pauli operators.,0,gcross/AxiomatizePauliQEC,2014744,Verilog,AxiomatizePauliQEC,104,1,2014-04-25 01:16:31+00:00,[],None
187,https://github.com/bolbenes/ELEC222-coprocesseur_flottant.git,2011-11-05 15:07:26+00:00,,1,bolbenes/ELEC222-coprocesseur_flottant,2715686,Verilog,ELEC222-coprocesseur_flottant,13140,1,2013-10-10 00:20:47+00:00,[],None
188,https://github.com/blackstrype/floatcopro.git,2011-11-07 17:32:10+00:00,Coprocesseur Flottante,0,blackstrype/floatcopro,2727873,Verilog,floatcopro,524,1,2021-03-25 11:07:35+00:00,[],None
189,https://github.com/x86driver/ccir656.git,2010-08-02 14:22:09+00:00,CCIR656 output for verilog,0,x86driver/ccir656,812387,Verilog,ccir656,96,1,2013-10-07 20:03:10+00:00,[],None
190,https://github.com/shiori/epip.git,2010-08-26 09:35:07+00:00,gppip,0,shiori/epip,863677,Verilog,epip,12780,1,2013-10-18 07:07:01+00:00,[],None
191,https://github.com/chchen/Q-Flop-Pipeline-Modules.git,2011-11-22 06:38:18+00:00,Using Q-Modules to Implement Asynchronous Pipeline Stages,0,chchen/Q-Flop-Pipeline-Modules,2825862,Verilog,Q-Flop-Pipeline-Modules,112,1,2020-02-05 22:32:09+00:00,[],None
192,https://github.com/max7255/FPGA-Analyzer.git,2010-12-17 17:18:58+00:00,Verlilog tasks,0,max7255/FPGA-Analyzer,1177754,Verilog,FPGA-Analyzer,14680,1,2013-11-30 10:34:01+00:00,[],None
193,https://github.com/loicp/coq.git,2010-12-14 12:41:39+00:00,coqcode,0,loicp/coq,1167932,Verilog,coq,184,1,2013-10-06 07:50:16+00:00,[],None
194,https://github.com/iori-yja/VisualSynth.git,2010-12-18 17:58:36+00:00,Hardware Synthesizer with Visual sight.,0,iori-yja/VisualSynth,1180173,Verilog,VisualSynth,5856,1,2012-12-16 03:15:59+00:00,[],None
195,https://github.com/x86driver/clock.git,2010-07-25 14:38:48+00:00,clock simulation for verilog,0,x86driver/clock,796594,Verilog,clock,88,1,2014-02-23 09:35:02+00:00,[],None
196,https://github.com/pszostek/VHDL-test-pack.git,2011-07-28 15:37:13+00:00,Set of small programs used as input to Icarus Verilog's vhdlpp,0,pszostek/VHDL-test-pack,2119172,Verilog,VHDL-test-pack,132,1,2013-01-03 23:22:08+00:00,[],None
197,https://github.com/ranha/VSTTE-Prob1.git,2011-11-11 02:21:05+00:00,,0,ranha/VSTTE-Prob1,2753258,Verilog,VSTTE-Prob1,92,1,2013-12-21 22:34:13+00:00,[],None
198,https://github.com/trnewman/VT-USRP-daughterboard-drivers.git,2009-09-22 20:16:55+00:00,Daughterboard drivers within GNUradio,0,trnewman/VT-USRP-daughterboard-drivers,314680,Verilog,VT-USRP-daughterboard-drivers,22584,1,2014-02-14 09:30:39+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/amiller/cot6410coq.git,2010-10-03 17:38:48+00:00,computability models and theorems in coq,0,amiller/cot6410coq,958727,Verilog,cot6410coq,136,1,2014-05-28 01:37:57+00:00,[],None
200,https://github.com/huitseeker/nbe.git,2010-12-26 23:00:22+00:00,Normalization by evaluation in Coq,0,huitseeker/nbe,1199360,Verilog,nbe,232,1,2023-01-28 17:44:54+00:00,[],None
201,https://github.com/jeras/ecs8.git,2011-04-20 18:48:50+00:00,projects related to the ECS8 board,0,jeras/ecs8,1641937,Verilog,ecs8,228,1,2013-12-09 11:19:56+00:00,[],None
202,https://github.com/pirapira/CLTT.git,2011-01-15 07:21:03+00:00,,0,pirapira/CLTT,1257121,Verilog,CLTT,96,1,2013-10-22 17:21:39+00:00,[],None
203,https://github.com/libertyofandi/Capstone-ECC-Project.git,2012-02-14 00:46:22+00:00,Capstone-ECC-Project,0,libertyofandi/Capstone-ECC-Project,3435766,Verilog,Capstone-ECC-Project,69,1,2013-12-07 17:44:56+00:00,[],None
204,https://github.com/endyson/Sept-13-2011.git,2011-09-12 08:52:13+00:00,,0,endyson/Sept-13-2011,2370053,Verilog,Sept-13-2011,1488,1,2013-12-14 01:47:24+00:00,[],None
205,https://github.com/hjyang/TSPC-FPGA.git,2011-06-02 02:26:32+00:00,FPGA　project on Trusted Storage,0,hjyang/TSPC-FPGA,1835228,Verilog,TSPC-FPGA,3356,1,2023-05-27 23:55:52+00:00,[],https://api.github.com/licenses/mit
206,https://github.com/grafdan/Queens-Problem-in-Verilog.git,2011-07-14 07:24:29+00:00,FPGA Project for Xilinx Spartan3 Starter Boards,0,grafdan/Queens-Problem-in-Verilog,2046280,Verilog,Queens-Problem-in-Verilog,1936,1,2013-10-16 08:00:05+00:00,[],None
207,https://github.com/grafdan/Mandelbrot-Set-in-Verilog.git,2011-07-14 07:35:38+00:00,FPGA Project for Xilinx Spartan3 Starter Boards to print the Mandelbrot Set using the VGA-Output,1,grafdan/Mandelbrot-Set-in-Verilog,2046318,Verilog,Mandelbrot-Set-in-Verilog,2684,1,2017-04-11 12:56:33+00:00,[],None
208,https://github.com/x86driver/armcpu.git,2011-01-11 13:17:23+00:00,A simple CPU runs ARM instructions,0,x86driver/armcpu,1241590,Verilog,armcpu,92,1,2013-10-14 17:39:03+00:00,[],None
209,https://github.com/pranjalv123/TheoryOfNumbers_Proof.git,2011-10-10 04:02:59+00:00,"Automated proof library for ""An Introduction to the Theory of Numbers"" (Niven et al.)",0,pranjalv123/TheoryOfNumbers_Proof,2545909,Verilog,TheoryOfNumbers_Proof,132,1,2013-11-05 09:12:11+00:00,[],None
210,https://github.com/sbussa/ADC5G.git,2011-11-24 16:09:28+00:00,Testing ADC5g,0,sbussa/ADC5G,2844532,Verilog,ADC5G,7580,1,2023-01-12 18:38:21+00:00,[],None
211,https://github.com/cha0s-repo/EDA.git,2010-08-07 07:55:05+00:00,QuartusII Project for ALTERA CYCLONEIII_EP3C16Q240 FPGA dev board,0,cha0s-repo/EDA,822876,Verilog,EDA,104,1,2013-10-07 04:24:27+00:00,[],None
212,https://github.com/kielfriedt/ece472.git,2011-06-02 23:50:07+00:00,Verilog programs,0,kielfriedt/ece472,1840016,Verilog,ece472,128,1,2013-11-24 12:51:21+00:00,[],https://api.github.com/licenses/gpl-3.0
213,https://github.com/dirjud/Nitro-Parts-BrooksEE-UXN1230.git,2012-02-12 19:42:31+00:00,UXN1230 Data Acquistion Board Project,1,dirjud/Nitro-Parts-BrooksEE-UXN1230,3424170,Verilog,Nitro-Parts-BrooksEE-UXN1230,148,1,2015-02-04 00:30:37+00:00,[],None
214,https://github.com/kmurray/dv_stab.git,2012-02-16 22:39:31+00:00,Real Time Digital Video Stabilization project for ECE532S 2012 at the Univeristy of Toronto,6,kmurray/dv_stab,3464794,Verilog,dv_stab,23732,1,2017-05-11 12:37:24+00:00,[],None
215,https://github.com/tibor-electronics/pram_sram_test.git,2011-07-14 13:26:17+00:00,Verilog design to test the Papilio RAM SRAM chip,0,tibor-electronics/pram_sram_test,2047449,Verilog,pram_sram_test,196,1,2019-04-10 23:59:15+00:00,[],https://api.github.com/licenses/bsd-3-clause
216,https://github.com/bwhite/coq-confuse.git,2010-10-02 22:54:01+00:00,,0,bwhite/coq-confuse,957434,Verilog,coq-confuse,112,1,2013-11-28 03:50:54+00:00,[],None
217,https://github.com/bcr/Blake_Red_Flashing_LED.git,2010-11-26 00:45:12+00:00,Sample minimal VHDL project,0,bcr/Blake_Red_Flashing_LED,1113476,Verilog,Blake_Red_Flashing_LED,92,1,2014-02-11 01:36:39+00:00,[],None
218,https://github.com/iori-yja/PixcelExtracter.git,2011-02-20 15:03:55+00:00,"PixcelExtracter for Altera CPLDs, with rgb=444 formatted camera.",1,iori-yja/PixcelExtracter,1389387,Verilog,PixcelExtracter,8124,1,2012-12-24 20:06:07+00:00,[],None
219,https://github.com/wires/coqlab.git,2011-09-10 09:05:25+00:00,random coq snippets,0,wires/coqlab,2360157,Verilog,coqlab,100,1,2015-01-11 06:53:50+00:00,[],None
220,https://github.com/bonotake/Allegories.git,2011-08-18 18:25:19+00:00,Definition of Allegories,0,bonotake/Allegories,2229556,Verilog,Allegories,96,1,2013-10-15 21:32:32+00:00,[],None
221,https://github.com/donnaware/TabX1.git,2012-01-16 07:38:24+00:00,Light weight low cost Linux based tablet computer,1,donnaware/TabX1,3188769,Verilog,TabX1,1544,1,2013-10-10 00:24:00+00:00,[],https://api.github.com/licenses/gpl-3.0
222,https://github.com/LouisJChiu/dclab_exp3.git,2011-11-01 01:01:56+00:00,NTU dclab experiment 3 source code,0,LouisJChiu/dclab_exp3,2684835,Verilog,dclab_exp3,74,1,2015-04-17 14:56:41+00:00,[],None
223,https://github.com/clq/Verilog-Countdown-Game.git,2011-07-01 18:31:13+00:00,,0,clq/Verilog-Countdown-Game,1984774,Verilog,Verilog-Countdown-Game,112,1,2014-03-26 17:41:26+00:00,[],None
224,https://github.com/yunxing/Final.git,2012-02-19 22:07:44+00:00,,0,yunxing/Final,3488786,Verilog,Final,235,1,2014-01-27 01:00:00+00:00,[],None
225,https://github.com/araisrobo/subsoc_or1200.git,2010-09-01 05:38:21+00:00,Customized OR1200 for subsoc,1,araisrobo/subsoc_or1200,876798,Verilog,subsoc_or1200,2110,1,2015-06-03 13:57:48+00:00,[],None
226,https://github.com/2011FallUConnCSE2102/CSE2102DLsim.git,2011-06-12 15:41:05+00:00,digital logic simulator,0,2011FallUConnCSE2102/CSE2102DLsim,1884985,Verilog,CSE2102DLsim,528,1,2013-01-03 16:48:04+00:00,[],None
227,https://github.com/loicp/enseignement.git,2011-02-02 13:29:29+00:00,,0,loicp/enseignement,1320339,Verilog,enseignement,1368,1,2013-10-27 08:03:13+00:00,[],None
228,https://github.com/jnarboux/GCS.git,2011-10-24 09:17:36+00:00,Geometric constraint systems in Coq,0,jnarboux/GCS,2635135,Verilog,GCS,82,1,2013-11-01 16:45:07+00:00,[],None
229,https://github.com/glug/coq-classtests.git,2011-06-07 19:13:08+00:00,"coq type classes for abstract objects, and some day parser combinators",2,glug/coq-classtests,1861548,Verilog,coq-classtests,148,1,2015-06-14 19:46:12+00:00,[],None
230,https://github.com/orbekk/mjollnir.git,2010-05-07 22:39:47+00:00,Thor's Hammer,0,orbekk/mjollnir,655756,Verilog,mjollnir,144,1,2013-12-03 12:02:56+00:00,[],None
231,https://github.com/mgolokhov/autohdl.git,2010-10-27 15:27:57+00:00,Automatization utilities for HDL projects,0,mgolokhov/autohdl,1029008,Verilog,autohdl,907,1,2017-04-19 20:24:15+00:00,[],None
232,https://github.com/pilki/OCertif.git,2011-04-18 21:41:34+00:00,Proving the OCaml standard library with CFML,0,pilki/OCertif,1632807,Verilog,OCertif,100,1,2014-02-28 09:46:53+00:00,[],None
233,https://github.com/hrshygoodness/EE108B.git,2011-10-31 02:45:25+00:00,,1,hrshygoodness/EE108B,2678349,Verilog,EE108B,506,1,2013-10-28 08:38:12+00:00,[],None
234,https://github.com/nachtluce/3710-Project.git,2011-08-31 21:58:08+00:00,Project for 3710,1,nachtluce/3710-Project,2304421,Verilog,3710-Project,8800,1,2014-06-21 07:26:01+00:00,[],None
235,https://github.com/krystian-wojtas/FPGAScoreBoard.git,2012-01-11 10:48:02+00:00,Game score received by rs232 is written to flash memory and returned back if needed,1,krystian-wojtas/FPGAScoreBoard,3152954,Verilog,FPGAScoreBoard,189,1,2013-07-09 12:56:41+00:00,[],None
236,https://github.com/RaabsIn513/quartus_workspace.git,2012-02-08 02:14:16+00:00,quartus_workspace - my VHDL and Verilog HDL designs and assignments for the DE-0 board,0,RaabsIn513/quartus_workspace,3383478,Verilog,quartus_workspace,182656,1,2013-01-07 19:07:16+00:00,[],None
237,https://github.com/fallen/milkymist-mmu-simulation.git,2012-02-10 18:12:34+00:00,Milkymist MMU simulation project,0,fallen/milkymist-mmu-simulation,3409650,Verilog,milkymist-mmu-simulation,288,1,2013-10-30 08:09:43+00:00,[],None
238,https://github.com/cota/or1200.git,2011-08-09 23:00:11+00:00,OpenRISC 1200 SVN import,0,cota/or1200,2182275,Verilog,or1200,4972,1,2013-11-17 14:24:55+00:00,[],None
239,https://github.com/pirapira/game.git,2011-12-17 17:07:49+00:00,combinatorial game,0,pirapira/game,3002025,Verilog,game,88,1,2014-02-17 10:39:40+00:00,[],None
240,https://github.com/cwoodall/logic-synth.git,2011-12-13 02:17:45+00:00,A Keyboard Music Synthesizer! A Class Project for EC311 at Boston University,0,cwoodall/logic-synth,2969152,Verilog,logic-synth,5672,1,2014-02-05 00:55:13+00:00,[],None
241,https://github.com/luqui/coqplay.git,2011-02-21 05:32:58+00:00,,0,luqui/coqplay,1391680,Verilog,coqplay,104,1,2013-12-19 00:10:42+00:00,[],None
242,https://github.com/danmanstx/Peters-Wright-Processor.git,2011-05-03 11:21:40+00:00,University of Kentucky EE480 Spring 2011 Peters & Wright,0,danmanstx/Peters-Wright-Processor,1695877,Verilog,Peters-Wright-Processor,3003,1,2015-05-05 00:37:12+00:00,[],None
243,https://github.com/ska-sa/roach2_cpld_gateware.git,2012-02-09 09:16:11+00:00,ROACH2 gateware for the CPLD,0,ska-sa/roach2_cpld_gateware,3395730,Verilog,roach2_cpld_gateware,124,1,2013-10-25 23:48:21+00:00,[],None
244,https://github.com/ska-sa/roach2_test_gateware.git,2012-02-09 09:23:58+00:00,ROACH2 Virtex 6 test gateware ,1,ska-sa/roach2_test_gateware,3395775,Verilog,roach2_test_gateware,1258,1,2013-12-20 17:14:12+00:00,[],None
245,https://github.com/seckermann/Lipsia.git,2011-11-23 12:06:05+00:00,"Lipsia is a software tool for processing functional magnetic resonance imaging (fMRI) data. It was developed over the course of several years at the Max-Planck-Institute for Human Cognitive and Brain Sciences in Leipzig, Germany. It was developed in C/C++ on Linux PCs. Lipsia provides extremely fast implementations. A standard analysis sequence from the raw data to a statistical parametric map generally takes less than 10 minutes per test subject. ",5,seckermann/Lipsia,2835404,Verilog,Lipsia,49072,1,2021-09-14 09:25:01+00:00,[],https://api.github.com/licenses/gpl-2.0
246,https://github.com/kattun/digfoto.git,2011-07-15 07:10:50+00:00,digital foto flame of my own composition.,2,kattun/digfoto,2051879,Verilog,digfoto,183,1,2013-10-17 15:24:56+00:00,[],None
247,https://github.com/teamdragonforce/lab1.git,2010-08-28 21:59:38+00:00,TEAM DRAGONFORCE lab1,0,teamdragonforce/lab1,869087,Verilog,lab1,92,1,2014-01-09 08:09:10+00:00,[],None
248,https://github.com/nperaltal/PaInTES.git,2010-12-03 01:38:53+00:00,Paint in LCD Controlled By Mouse with lm32 processor,0,nperaltal/PaInTES,1133899,Verilog,PaInTES,6508,1,2013-10-29 05:59:23+00:00,[],None
249,https://github.com/chamux/Coprocesseur-Flottant.git,2011-01-14 08:00:44+00:00,ELEC222,1,chamux/Coprocesseur-Flottant,1253739,Verilog,Coprocesseur-Flottant,3185,1,2014-02-11 11:52:23+00:00,[],None
250,https://github.com/jsgf/ledpanel.git,2011-12-31 15:39:32+00:00,FPGA-driven LED panel,0,jsgf/ledpanel,3079858,Verilog,ledpanel,156,1,2014-05-16 13:25:53+00:00,[],None
251,https://github.com/sora/snippets.git,2011-11-06 09:44:22+00:00,,0,sora/snippets,2719378,Verilog,snippets,108,1,2013-10-03 01:50:28+00:00,[],None
252,https://github.com/master-q/study_coq.git,2012-01-10 12:57:28+00:00,,0,master-q/study_coq,3145182,Verilog,study_coq,96,1,2013-01-05 19:51:37+00:00,[],None
253,https://github.com/carlobar/fpga_monitor.git,2011-09-15 05:10:19+00:00,FPGA signal viewer,1,carlobar/fpga_monitor,2390454,Verilog,fpga_monitor,196,1,2023-10-30 23:47:04+00:00,[],None
254,https://github.com/mzp/applpi.git,2011-08-07 14:15:29+00:00,,1,mzp/applpi,2168868,Verilog,applpi,260,1,2014-06-06 01:25:29+00:00,[],None
255,https://github.com/promovicz/ola.git,2011-04-27 13:29:12+00:00,DEPRECATED: Open Logic Analyzer - written as a learning vehicle,0,promovicz/ola,1670706,Verilog,ola,92,1,2018-06-08 14:29:37+00:00,[],None
256,https://github.com/stevendiemer/Project-326.git,2011-11-03 22:09:31+00:00,Resampled Audio Playback with Accelerometer,0,stevendiemer/Project-326,2705573,Verilog,Project-326,27516,1,2013-12-03 06:25:56+00:00,[],None
257,https://github.com/splendeo/Cool-LBL-project.git,2010-08-18 15:38:41+00:00,Dummy project for testing Redmine's Github Hook plug-in,1,splendeo/Cool-LBL-project,846471,Verilog,Cool-LBL-project,89,1,2016-05-31 17:35:43+00:00,[],None
258,https://github.com/raposalorx/CPU.git,2011-05-10 23:44:18+00:00,cpu emulation in verilog,1,raposalorx/CPU,1730742,Verilog,CPU,92,1,2013-12-28 10:17:30+00:00,[],None
259,https://github.com/oppo0515/dclab_exp2.git,2011-10-06 12:06:26+00:00,NTU dclab experiment2 verilog source code,0,oppo0515/dclab_exp2,2525605,Verilog,dclab_exp2,77,1,2015-04-17 14:56:04+00:00,[],None
260,https://github.com/TomMD/CompCert-Peep-hole-Optimizer.git,2011-04-22 21:53:17+00:00,A Peep-hole optimizer for CompCert,0,TomMD/CompCert-Peep-hole-Optimizer,1651599,Verilog,CompCert-Peep-hole-Optimizer,5296,1,2016-09-22 03:10:27+00:00,[],None
261,https://github.com/tomaxuser/pb170_guessleds.git,2012-01-14 00:07:30+00:00,Guess LEDs - A simple game,0,tomaxuser/pb170_guessleds,3175432,Verilog,pb170_guessleds,108,1,2013-12-21 20:20:51+00:00,[],None
262,https://github.com/mml/hacdc-ddw.git,2009-10-28 14:12:13+00:00,HacDC Digital Design Workshop,0,mml/hacdc-ddw,352735,Verilog,hacdc-ddw,80,1,2013-10-04 09:28:27+00:00,[],None
263,https://github.com/pranjalv123/okasaki-coq.git,2012-02-06 06:34:44+00:00,Automatically verified running time proofs,0,pranjalv123/okasaki-coq,3364802,Verilog,okasaki-coq,96,1,2014-02-06 05:19:54+00:00,[],None
264,https://github.com/fisto/TA-Filling.git,2012-02-16 06:46:12+00:00,TimeAdjacent-Filling,1,fisto/TA-Filling,3457648,Verilog,TA-Filling,160,0,2023-03-21 08:14:07+00:00,[],None
265,https://github.com/larrytheliquid/ircert.git,2011-08-21 01:08:48+00:00,sandbox for a verified irc server project that i quickly dropped,1,larrytheliquid/ircert,2241704,Verilog,ircert,110,0,2014-05-22 10:30:33+00:00,[],None
266,https://github.com/5victor/i2d-old.git,2011-12-02 11:10:50+00:00,a 32bit RISC processor -- ice love dew,0,5victor/i2d-old,2897977,Verilog,i2d-old,128,0,2013-10-11 09:32:21+00:00,[],None
267,https://github.com/tomprince/coq-misc.git,2011-11-07 00:02:49+00:00,,0,tomprince/coq-misc,2723172,Verilog,coq-misc,168,0,2015-06-14 19:45:27+00:00,[],None
268,https://github.com/10sr/ji3.git,2011-12-15 07:15:35+00:00,ji3,0,10sr/ji3,2985980,Verilog,ji3,400,0,2013-10-19 19:46:40+00:00,[],None
269,https://github.com/tomprince/coq-reflect.git,2011-12-01 19:43:38+00:00,Plugin to turn kernel constr's in to coq terms and back,0,tomprince/coq-reflect,2893630,Verilog,coq-reflect,96,0,2015-06-14 19:45:22+00:00,[],None
270,https://github.com/DerOrfa/virgil.git,2011-06-18 22:52:46+00:00,the mr data viewer only dante could handle,0,DerOrfa/virgil,1917524,Verilog,virgil,1388,0,2018-10-01 12:33:53+00:00,[],None
271,https://github.com/jtristan/CompCert-Toolkit.git,2011-07-21 15:19:05+00:00,,0,jtristan/CompCert-Toolkit,2084105,Verilog,CompCert-Toolkit,228,0,2019-11-04 11:59:06+00:00,[],https://api.github.com/licenses/gpl-2.0
272,https://github.com/mattgray/upenn-sf.git,2011-10-10 18:21:01+00:00,Working through the examples from the Software Foundations course linked below,0,mattgray/upenn-sf,2549970,Verilog,upenn-sf,96,0,2015-02-13 14:45:45+00:00,[],None
273,https://github.com/bhangra/pci_bhangra.git,2011-11-25 01:14:11+00:00,modification to NetFPGA's spartan2 core.,0,bhangra/pci_bhangra,2846900,Verilog,pci_bhangra,96,0,2014-10-28 12:14:33+00:00,[],None
274,https://github.com/wjzz/PropositionalCalculus.git,2011-04-10 19:31:52+00:00,Examples of incomplete sets in propositional calculus in Coq,0,wjzz/PropositionalCalculus,1595986,Verilog,PropositionalCalculus,88,0,2014-04-03 04:38:06+00:00,[],None
275,https://github.com/Jalae/CST231.git,2012-02-01 07:45:37+00:00,labs and such,0,Jalae/CST231,3322909,Verilog,CST231,2376,0,2019-05-14 01:47:07+00:00,[],None
276,https://github.com/Minori-Akizuki/CoqFiles.git,2012-02-16 14:56:20+00:00,my Coq files,0,Minori-Akizuki/CoqFiles,3460747,Verilog,CoqFiles,92,0,2013-12-16 01:01:59+00:00,[],None
277,https://github.com/tomprince/coq-ext-lib.git,2011-04-09 03:34:36+00:00,Extended Library for Coq,0,tomprince/coq-ext-lib,1590305,Verilog,coq-ext-lib,168,0,2015-06-14 19:45:33+00:00,[],None
278,https://github.com/cdzombak/dmx-hardware.git,2011-05-05 21:48:50+00:00,[Unmaintained],0,cdzombak/dmx-hardware,1708616,Verilog,dmx-hardware,10,0,2023-01-28 21:14:34+00:00,[],None
