000010B6 Starting Address
Assembler used: EASy68K Editor/Assembler v5.16.01
Created On: 3/14/2019 4:13:11 PM

00000000                             1  *-----------------------------------------------------------
00000000                             2  * Title      : OP Code routines for Disassembler
00000000                             3  * Written by : Daniel Yan
00000000                             4  * Date       : 2/28/2019, Updated 3/12/2019
00000000                             5  
00000000                             6  * Description: Disassembler routines to identify any valid
00000000                             7  * OP code dependent on current supported list.
00000000                             8  *------------------------------------------------------------
00004000                             9      ORG $4000
00004000                            10   
00004000                            11  CUR_OP_CODE     DS.W    1 * Used for Daniel's code
00004002  11F8 0012 4002            12     MOVE.B $12, $4002
00004008  11FC 0034 4004            13     MOVE.B #$34, $4004
0000400E  11FC 0012 4006            14     MOVE.B #$12, $4006
00004014  11FC 0034 4008            15     MOVE.B #$34, $4008
00004100                            16      ORG $4100
00004100                            17  G_BUFFER    DS.B 80 
00001000                            18      ORG $1000 ; Start at Address $1000
00001000                            19    
00001000                            20  
00001000                            21  
00001000                            22  MNEMONIC        DS.B    1 * First four BITS of any instruction
00001001                            23   
00001002                            24  TRAILING_SIZE   DS.W    1 * Size of any immediate or
00001004                            25                            * address values. Immediate or address
00001004                            26                            * value of a BYTE is still processed as
00001004                            27                            * WORD because the trailing bytes
00001004                            28                            * are represented as a word regardless.
00001004                            29                            * $1 = BYTE, $2 = WORD, $4 = LONG
00001004                            30  
00001004                            31  FIRST_3         DS.B    1 * First, second, third, and fourth bundles of three bits each
00001005                            32  SECOND_3        DS.B    1
00001006                            33  THIRD_3         DS.B    1
00001007                            34  FOURTH_3        DS.B    1
00001008                            35  
00001008                            36  OP_SIZE     DS.B 1        ;This constant refers to the size of the current OP code, 
00001009                            37  
00001009                            38  B_BUFFER    DS.B 80
00001059                            39  
00001059                            40  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00001059                            41  * MESSAGE VARIABLES ******************************
00001059                            42  
00001059                            43  * ASCII values for respective characters
00001059                            44  
00001059= 41                        45  ADDRESS         DC.B    $41
0000105A= 44                        46  DATA            DC.B    $44
0000105B                            47  
0000105B= 28                        48  PTHSIS_OPEN     DC.B    $28
0000105C= 29                        49  PTHSIS_CLSD     DC.B    $29
0000105D= 24                        50  HEX_SIGN        DC.B    $24
0000105E= 23                        51  IMMDTE_VALU     DC.B    $23
0000105F= 2B                        52  PLUS_SIGN       DC.B    $2B
00001060= 2D                        53  MINUS_SIGN      DC.B    $2D
00001061                            54  
00001061= 2C                        55  COMMA           DC.B    $2C
00001062= 20                        56  SPACE           DC.B    $20
00001063                            57  
00001063= 0D                        58  CR              DC.B    $D
00001064= 0A                        59  LF              DC.B    $A
00001065                            60  **************************************************
00001065                            61  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00001065                            62  
00001065                            63  
00001065                            64  ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
00001065                            65  * GLOBAL BUFFER **********************************
00001065                            66  
00001065                            67  
00001065  =00004000                 68  START_ADDRESS   EQU     $4000 * Used to parse through the entire instruction
00001065  =00005000                 69  END_ADDRESS     EQU     $5000
00001065                            70  
00001065                            71  EA_BUFFER       DS.B    80 * Used to load ASCII-converted EA ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000010B5                            72  IS_VALID        DS.B    1 * EA-bit validity flag
000010B6                            73                            * $0 = invalid, $1 = valid
000010B6                            74  
000010B6                            75  START:
000010B6                            76      
000010B6  49F8 4100                 77      LEA G_BUFFER,A4         ;Load G_BUFFER into A4, put a pointer to it as A4
000010BA  18BC 0000                 78      MOVE.B #0, (A4)         ;Move 0 to indicate where to put the loaded buffer word
000010BE                            79  
000010BE                            80      ;MOVE.L (A5)+, D0
000010BE                            81  ************** BUFFER PRINTING/LOADING EXAMPLES *************************************
000010BE                            82      ; Load the message onto A4
000010BE                            83      ;MOVE.L #P_OP_MOVEA_L_T, Arg_AddStrToBuffer_String
000010BE                            84      ;MOVE.L #G_BUFFER, Arg_AddStrToBuffer_Buffer 
000010BE                            85      ;JSR AddStrToBuffer
000010BE                            86      ;LEA G_BUFFER, A4   ; Load the value of the message onto the G_BUFFER
000010BE                            87      ;MOVE.L P_OP_MOVEA_L_T,(A4)+
000010BE                            88      ;MOVE.L P_OP_MOVEA_L_A_L,(A4)+
000010BE                            89      
000010BE                            90  ***************************** Input Tests ********************************************
000010BE                            91      ; indicates a test has been finished
000010BE                            92      * indicates a test hasn't been finished
000010BE                            93      
000010BE                            94      ***GROUP 0 tests**** SUPPORTED: ORI, BCLR (static, dynamic), CMPI
000010BE                            95      ;MOVE.W #%0000000000111100,CUR_OP_CODE      ;ORI TO CCR              SHOULD FAIL
000010BE                            96      ;MOVE.W #%0000000001111100,CUR_OP_CODE      ;ORI TO SR               SHOULD FAIL
000010BE                            97      ;MOVE.W #%0000000010000101,CUR_OP_CODE      ;ORI.W D5                SHOULD PASS
000010BE                            98      ;MOVE.W #%0000001001111100,CUR_OP_CODE      ;ANDI TO CCR             SHOULD FAIL
000010BE                            99      ;MOVE.W #%0000001001111100,CUR_OP_CODE      ;ANDI TO SR              SHOULD FAIL
000010BE                           100      ;MOVE.W #%0000001010000101,CUR_OP_CODE      ;ANDI.W D5               SHOULD FAIL
000010BE                           101      ;MOVE.W #%0000010010000101,CUR_OP_CODE      ;SUBI.W D5               SHOULD FAIL
000010BE                           102      ;MOVE.W #%0000011010000101,CUR_OP_CODE      ;ADDI.W D5               SHOULD FAIL
000010BE                           103      ;MOVE.W #%0000101000111100,CUR_OP_CODE      ;EORI TO CCR             SHOULD FAIL
000010BE                           104      ;MOVE.W #%0000101001111100,CUR_OP_CODE      ;EORI TO SR              SHOULD FAIL
000010BE                           105      ;MOVE.W #%0000101010000101,CUR_OP_CODE      ;EORI.W D5               SHOULD FAIL
000010BE                           106      ;MOVE.W #%0000110010000101,CUR_OP_CODE      ;CMPI.L D5               SHOULD PASS
000010BE                           107      ;MOVE.W #%0000100000000101,CUR_OP_CODE      ;STATIC BTST. B D5       SHOULD FAIL
000010BE                           108      ;MOVE.W #%0000100001000101,CUR_OP_CODE      ;STATIC BCHG .B D5       SHOULD FAIL
000010BE                           109      ;MOVE.W #%0000100010000101,CUR_OP_CODE      ;STATIC BCL R D5         SHOULD PASS
000010BE                           110      ;MOVE.W #%0000100011000101,CUR_OP_CODE      ;STATIC BS ET.B D5       SHOULD FAIL
000010BE                           111      ;MOVE.W #%0000111100000101,CUR_OP_CODE      ;DYNAMIC BTST.B D7,D5    SHOULD FAIL
000010BE                           112      ;MOVE.W #%0000111101000101,CUR_OP_CODE      ;DYNAMIC BCHG.B,D7,D5    SHOULD FAIL
000010BE                           113      ;MOVE.W #%0000101110000111,CUR_OP_CODE      ;DYNAMIC BCLR.B D7,D5    SHOULD PASS
000010BE                           114      ;MOVE.W #%0000111111000101,CUR_OP_CODE      ;DYNAMIC BSET.B D7,D5    SHOULD FAIL
000010BE                           115      ;MOVE.W #%0000111111001101,CUR_OP_CODE      ;MOVEP.L MEM TO REG, A5  SHOULD FAIL, MADE A SPECIAL CASE FOR DYNAMIC BSET BIT SHIFTING
000010BE                           116          
000010BE                           117      ***GROUP 1 tests**** SUPPORTED: MOVE.B
000010BE                           118      ;MOVE.W #%0001101000000111,CUR_OP_CODE       ;MOVE.B D5,D7           SHOULD PASS
000010BE                           119      ***GROUP 2 tests**** SUPPORTED: MOVEA.L, MOVE.L
000010BE                           120      ;MOVE.W #%0010101000000111,CUR_OP_CODE       ;MOVE.L D5,D7           SHOULD PASS
000010BE                           121      ;MOVE.W #%0010101001000111,CUR_OP_CODE       ;MOVEA.L D5,D7          SHOULD PASS
000010BE                           122      ;MOVE.W #%0010 101 000 111 100, MOVE.L #imm,D5
000010BE  31FC 2A3C 4000           123        MOVE.W #%0010101000111100,CUR_OP_CODE       ;MOVE.L #immed,D5 
000010C4                           124         
000010C4                           125      ***GROUP 3 tests**** SUPPORTED: MOVEA.W, MOVE.W
000010C4                           126      ;MOVE.W #%0011101000000111,CUR_OP_CODE       ;MOVE.W D5,D7           SHOULD PASS
000010C4                           127      ;MOVE.W #%0011101001000111,CUR_OP_CODE       ;MOVEA.W D5,D7          SHOULD PASS
000010C4                           128      
000010C4                           129      ****GROUP 4 tests**** SUPPORTED: LEA, JSR, RTS, NEG, MOVEM  
000010C4                           130      ;MOVE.W #%0100000011000101,CUR_OP_CODE       ;MOVE_FROM_SR           SHOULD FAIL
000010C4                           131      ;MOVE.W #%0100010011000101,CUR_OP_CODE       ;MOVE_TO_CCR            SHOULD FAIL
000010C4                           132      ;MOVE.W #%0100011011000101,CUR_OP_CODE       ;MOVE_TO_SR             SHOULD FAIL
000010C4                           133      ;MOVE.W #%0100000010000101,CUR_OP_CODE       ;NEGX                   SHOULD FAIL
000010C4                           134      ;MOVE.W #%0100001010000101,CUR_OP_CODE       ;CLR                    SHOULD FAIL
000010C4                           135      ;MOVE.W #%0100010001000101,CUR_OP_CODE       ;NEG                    SHOULD PASS
000010C4                           136      ;MOVE.W #%0100011010000101,CUR_OP_CODE       ;NOT                    SHOULD FAIL
000010C4                           137      ;MOVE.W #%0100100011000101,CUR_OP_CODE       ;EXT                    SHOULD FAIL
000010C4                           138      ;MOVE.W #%0100100000000101,CUR_OP_CODE       ;NBCD                   SHOULD FAIL
000010C4                           139      ;MOVE.W #%0100100001000101,CUR_OP_CODE       ;SWAP                   SHOULD FAIL
000010C4                           140      ;MOVE.W #%0100100001000101,CUR_OP_CODE       ;PEA                    SHOULD FAIL
000010C4                           141      ;MOVE.W #%0100101011111100,CUR_OP_CODE       ;ILLEGAL                SHOULD FAIL
000010C4                           142      ;MOVE.W #%0100101011000101,CUR_OP_CODE       ;TAS                    SHOULD FAIL
000010C4                           143      ;MOVE.W #%0100101010000101,CUR_OP_CODE       ;TST                    SHOULD FAIL
000010C4                           144      ;MOVE.W #%0100111001000111,CUR_OP_CODE       ;TRAP                   SHOULD FAIL
000010C4                           145      ;MOVE.W #%0100111001010101,CUR_OP_CODE       ;LINK                   SHOULD FAIL
000010C4                           146      ;MOVE.W #%0100111001011101,CUR_OP_CODE       ;UNLK                   SHOULD FAIL
000010C4                           147      ;MOVE.W #%0100111001101101,CUR_OP_CODE       ;MOVE_USP               SHOULD FAIL
000010C4                           148      ;MOVE.W #%0100111001110000,CUR_OP_CODE       ;RESET                  SHOULD FAIL
000010C4                           149      ;MOVE.W #%0100111001110001,CUR_OP_CODE       ;NOP                    SHOULD FAIL
000010C4                           150      ;MOVE.W #%0100111001110010,CUR_OP_CODE       ;STOP                   SHOULD FAIL
000010C4                           151      ;MOVE.W #%0100111001110011,CUR_OP_CODE       ;RTE                    SHOULD FAIL
000010C4                           152      ;MOVE.W #%0100111001110101,CUR_OP_CODE       ;RTS                    SHOULD PASS
000010C4                           153      ;MOVE.W #%0100111001110110,CUR_OP_CODE       ;TRAPV                  SHOULD FAIL
000010C4                           154      ;MOVE.W #%0100111001110111,CUR_OP_CODE       ;RTR                    SHOULD FAIL
000010C4                           155      ;MOVE.W #%0100111010000101,CUR_OP_CODE       ;JSR                    SHOULD PASS
000010C4                           156      ;MOVE.W #%0100111011000101,CUR_OP_CODE       ;JMP                    SHOULD FAIL
000010C4                           157      ;MOVE.W #$488E,CUR_OP_CODE                   ;MOVEM.W Reg to Mem,A6  SHOULD PASS
000010C4                           158      ;MOVE.W #$4C8E,CUR_OP_CODE                   ;MOVEM.W Mem to Reg,A6  SHOULD PASS
000010C4                           159      ;MOVE.W #$43CC,CUR_OP_CODE                   ;LEA A1,A6              SHOULD PASS
000010C4                           160      ;MOVE.W #%0100000110000101,CUR_OP_CODE       ;CHK                    SHOULD FAIL
000010C4                           161      ;MOVE.W #$4E75,CUR_OP_CODE                   ;RTS                    SHOULD PASS
000010C4                           162      ;MOVE.W #$4E71,CUR_OP_CODE                   ;NOP                    SHOULD FAIL
000010C4                           163      ;MOVE.W #$4415,CUR_OP_CODE                   ;NEG.L D5               SHOULD PASS
000010C4                           164     
000010C4                           165      *****GROUP 5 TESTS**** SUPPORTED: SUBQ
000010C4                           166      ;MOVE.W #%0101110010000101,CUR_OP_CODE        ;ADDQ                  SHOULD FAIL
000010C4                           167      ;MOVE.W #%0101110110000101,CUR_OP_CODE        ;SUBQ                  SHOULD PASS
000010C4                           168      ;MOVE.W #%0101101011000101,CUR_OP_CODE        ;Scc (SPL)             SHOULD FAIL
000010C4                           169      ;MOVE.W #%0101101011001101,CUR_OP_CODE         ;DBcc (DCPL)          SHOULD FAIL
000010C4                           170         
000010C4                           171      *****GROUP 6 TESTS********* SUPPORTED: BCS,BGE,BLT,BVC
000010C4                           172      ; DISPLACEMENT, $00 is 16 bits, $FF is 32 bits
000010C4                           173      ; DISPLACEMENT = Last 8 bits
000010C4                           174      ;MOVE.W #%0110000001010101,CUR_OP_CODE   ;BRA                        SHOULD PASS
000010C4                           175      ;MOVE.W #%0110000110101010,CUR_OP_CODE   ;BSR                        SHOULD FAIL
000010C4                           176      ;MOVE.W #%0110010100000001,CUR_OP_CODE   ;BCS                        SHOULD PASS
000010C4                           177      ;MOVE.W #%0110110001010100,CUR_OP_CODE   ;BGE                        SHOULD PASS
000010C4                           178      ;MOVE.W #%0110110110101010,CUR_OP_CODE   ;BLT                        SHOULD PASS
000010C4                           179      ;MOVE.W #%0110100001010100,CUR_OP_CODE   ;BVC                        SHOULD PASS
000010C4                           180      
000010C4                           181      *****GROUP 7 TESTS********** NONE SUPPORTED
000010C4                           182      ;MOVE.W #%0111101011110000,CUR_OP_CODE   ;MOVEQ                      SHOULD FAIL
000010C4                           183      
000010C4                           184      *****GROUP 8 TESTS********** SUPPORTED: DIVS, OR
000010C4                           185      ;MOVE.W #%1000101011000101,CUR_OP_CODE    ;DIVU                      SHOULD FAIL
000010C4                           186      ;MOVE.W #%1000101111000110,CUR_OP_CODE    ;DIVS                      SHOULD PASS
000010C4                           187      ;MOVE.W #%1000101100001111,CUR_OP_CODE    ;SBCD                      SHOULD FAIL
000010C4                           188      ;MOVE.W #%1000110101000101,CUR_OP_CODE    ;OR                        SHOULD PASS
000010C4                           189              
000010C4                           190      *****GROUP 9 TESTS********** SUPPORTED: SUB
000010C4                           191      ;MOVE.W #%1001101100000101,CUR_OP_CODE    ;SUB                       SHOULD PASS
000010C4                           192      ;MOVE.W #%1001000110001101,CUR_OP_CODE    ;SUBX                      SHOULD FAIL
000010C4                           193      ;MOVE.W #%1001101011001101,CUR_OP_CODE    ;SUBA                      SHOULD FAIL
000010C4                           194      
000010C4                           195      *****GROUP A TESTS********** NONE SUPPORTED
000010C4                           196      ;MOVE.W #%1010110101010011,CUR_OP_CODE    ;INVALID_OP                SHOULD FAIL
000010C4                           197      
000010C4                           198      *****GROUP B TESTS********** SUPPORTED: EOR, CMP
000010C4                           199      *MOVE.W #%1011101101000110,CUR_OP_CODE    ;EOR                       SHOULD PASS
000010C4                           200      *MOVE.W #%1011110101001101,CUR_OP_CODE    ;CMPM                      SHOULD FAIL
000010C4                           201      *MOVE.W #%1011010001000101,CUR_OP_CODE    ;CMP                       SHOULD PASS
000010C4                           202      *MOVE.W #%1011110011000101,CUR_OP_CODE    ;CMPA                      SHOULD FAIL
000010C4                           203      
000010C4                           204      *****GROUP C TESTS********** SUPPORTED: MULS
000010C4                           205      ;MOVE.W #%1100101011000110,CUR_OP_CODE    ;MULU                      SHOULD FAIL
000010C4                           206      ;MOVE.W #%1100101111000101,CUR_OP_CODE    ;MULS                      SHOULD PASS
000010C4                           207      ;MOVE.W #%1100101100000101,CUR_OP_CODE    ;ABCD                      SHOULD FAIL
000010C4                           208      ;MOVE.W #%1100101110001110,CUR_OP_CODE    ;EXG                       SHOULD FAIL
000010C4                           209      ;MOVE.W #%1100101001000101,CUR_OP_CODE    ;AND                       SHOULD FAIL   
000010C4                           210       
000010C4                           211      *****GROUP D TESTS********** SUPPORTED: ADD, ADDA
000010C4                           212      ;MOVE.W #%1101101101000101,CUR_OP_CODE    ;ADDX                      SHOULD FAIL
000010C4                           213      ;MOVE.W #%1101101011001101,CUR_OP_CODE    ;ADDA                      SHOULD FAIL
000010C4                           214      ;MOVE.W #%1101101001001101,CUR_OP_CODE    ;ADD                       SHOULD PASS
000010C4                           215      
000010C4                           216      *****GROUP E TESTS********** SUPPORTED: LSX, ASX, ROX
000010C4                           217      ;MOVE.W #%1110000011000101,CUR_OP_CODE    ;ASR NO_ROT                SHOULD PASS
000010C4                           218      ;MOVE.W #%1110000111000101,CUR_OP_CODE    ;ASL NO_ROT                SHOULD PASS
000010C4                           219      ;MOVE.W #%1110001011000101,CUR_OP_CODE    ;LSR NO_ROT                SHOULD PASS
000010C4                           220      ;MOVE.W #%1110001111000101,CUR_OP_CODE    ;LSL NO_ROT                SHOULD PASS
000010C4                           221      ;MOVE.W #%1110010011000101,CUR_OP_CODE    ;ROXR NO_ROT               SHOULD FAIL
000010C4                           222      ;MOVE.W #%1110010111000101,CUR_OP_CODE    ;ROXL NO_ROT               SHOULD FAIL
000010C4                           223      ;MOVE.W #%1110011011000101,CUR_OP_CODE    ;ROR NO_ROT                SHOULD PASS
000010C4                           224      ;MOVE.W #%1110011111000101,CUR_OP_CODE    ;ROL NO_ROT                SHOULD PASS    
000010C4                           225      
000010C4                           226      ;MOVE.W #%1110000001000101,CUR_OP_CODE    ;ASR                       SHOULD PASS
000010C4                           227      ;MOVE.W #%1110000101000101,CUR_OP_CODE    ;ASL                       SHOULD PASS
000010C4                           228      ;MOVE.W #%1110001001001101,CUR_OP_CODE    ;LSR                       SHOULD PASS
000010C4                           229      ;MOVE.W #%1110001101001101,CUR_OP_CODE    ;LSL                       SHOULD PASS
000010C4                           230      ;MOVE.W #%1110010001010101,CUR_OP_CODE    ;ROXR                      SHOULD FAIL
000010C4                           231      ;MOVE.W #%1110010101010101,CUR_OP_CODE    ;ROXL                      SHOULD FAIL
000010C4                           232      ;MOVE.W #%1110011001011101,CUR_OP_CODE    ;ROR                       SHOULD PASS
000010C4                           233      ;MOVE.W #%1110011101011101,CUR_OP_CODE    ;ROL                       SHOULD PASS    
000010C4                           234          
000010C4                           235      *****GROUP F TESTS********** NONE SUPPORTED
000010C4                           236      ;MOVE.W #%1111010110101011,CUR_OP_CODE    ;INVALID_OP                SHOULD FAIL
000010C4                           237      
000010C4                           238      
000010C4                           239  ************************************************************************************
000010C4                           240  * PRINTING BUFFER FUNCTION HAS BEEN FINISHED
000010C4                           241  * STATUS: 
000010C4                           242  * IDENTIFICATION FOR ALL OP CODES:      DONE
000010C4                           243  * VALIDATION TESTING FOR ALL OP CODES:  DONE
000010C4                           244  * PRINTING ALL OP CODES TO BUFFER:      DONE
000010C4                           245  * PRINTING SIZE BITS OF ALL OP CODES:   NOT DONE
000010C4                           246  *-----------------------------------------------------------
000010C4                           247  *First Nibble Values (15-12)
000010C4                           248  *Value                  Operations
000010C4                           249  *$0                     GROUP_0: ORI,BCLR (static and dynamic),CMPI --- DONE
000010C4                           250  *$1                     GROUP_1: MOVE.B                             --- DONE
000010C4                           251  *$2                     GROUP_2: MOVE.L, MOVEA.L                    --- DONE
000010C4                           252  *$3                     GROUP_3: MOVE.W, MOVEA.W                    --- DONE
000010C4                           253  *$4                     GROUP_4: LEA,JSR,RTS,NEG,MOVEM              --- DONE
000010C4                           254  *$5                     GROUP_5: SUBQ                               --- DONE
000010C4                           255  *$6                     GROUP_6: Bcc(BCS,BGE,BLT,BVC), BRA          --- DONE
000010C4                           256  *$7                     GROUP_7: INVALID_OP                         --- DONE
000010C4                           257  *$8                     GROUP_8: DIVS, OR                           --- DONE
000010C4                           258  *$9                     GROUP_9: SUB                                --- DONE
000010C4                           259  *$A                     GROUP_A: INVALID_OP                         --- DONE
000010C4                           260  *$B                     GROUP_B: EOR, CMP                           --- DONE
000010C4                           261  *$C                     GROUP_C: MULS                               --- DONE
000010C4                           262  *$D                     GROUP_D: ADD, ADDA                          --- DONE
000010C4                           263  *$E                     GROUP_E: LSR, LSL, ASR, ASL, ROL, ROR       --- DONE
000010C4                           264  *$F                     GROUP_F: INVALID_OP                         --- DONE
000010C4                           265  
000010C4                           266  
000010C4                           267  * OP_JSR_Routine
000010C4                           268  **********************************************************************************
000010C4                           269  * Description: Catalog all supported OP codes into groupings based on their hex
000010C4                           270  * values. Sort the supported OP codes by looking at the first nibble for their
000010C4                           271  * grouping value. Call underlying subroutines for further identification of the
000010C4                           272  * op code.
000010C4                           273  *
000010C4                           274  * Registers used: A6,D0,D1 
000010C4                           275  *
000010C4                           276  * Precondition: Instruction set (size Word) has been loaded in the appropriate
000010C4                           277  * address to be parsed and read.
000010C4                           278  
000010C4                           279  * Postcondition: OP code has been identified as either valid or invalid. If it is
000010C4                           280  * valid, it is stored into A6 and EA parsing methods are called to pass needed
000010C4                           281  * information to EA. If invalid, DATA output will be utilized to indicate so.
000010C4                           282  **********************************************************************************
000010C4                           283  * These valid operand codes refer to the basic supported operand codes
000010C4                           284  * Groups refer to the first nibble value that is supported by the operand
000010C4                           285  LOAD_OP_CODE:
000010C4  3038 4000                286      MOVE.W CUR_OP_CODE,D0
000010C8  11FC 0001 10B5           287      MOVE.B #1,IS_VALID
000010CE  4EB9 000010D4            288      JSR OP_JSR_Routine             ;Use the JSR routine to identify the op code
000010D4                           289      
000010D4                           290  OP_JSR_Routine:
000010D4  48E7 C000                291      MOVEM.L D0-D1, -(SP)           ;Backup registers D0 and D1 by pushing it on the Stack
000010D8  720C                     292      MOVE.L #12, D1                 ;Prepare bit shift left for D1   
000010DA  E2A8                     293      LSR.L   D1,D0                  ;Shift 12 bits to only get first 4 bits for D0
000010DC                           294  
000010DC                           295  GROUP_0:                ;$0| ORI, BCLR (static and dynamic), CMPI                  
000010DC  B03C 0000                296      CMP.B   #$0,D0                 ;Compare first nibble
000010E0  6600 000C                297      BNE     GROUP_1                ;If first nibble value isn't $0, branch to next
000010E4  4EB9 00001302            298      JSR     C_GROUP_0              ;Jump to group 0 checking if nibble value is $0
000010EA  6000 010C                299      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
000010EE                           300      
000010EE                           301  GROUP_1:                ;$1| MOVE.B
000010EE  B03C 0001                302      CMP.B   #$1,D0                 ;Compare first nibble
000010F2  6600 000C                303      BNE     GROUP_2                ;If first nibble value isn't $1, branch to next
000010F6  4EB9 000014D0            304      JSR     C_GROUP_1              ;Jump to group 1 checking if nibble value is $1
000010FC  6000 00FA                305      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
00001100                           306  
00001100                           307  GROUP_2:                ;$2| MOVE.L, MOVEA.L
00001100  B03C 0002                308      CMP.B   #$2,D0                 ;Compare first nibble
00001104  6600 000C                309      BNE     GROUP_3                ;If first nibble value isn't $2, branch to next
00001108  4EB9 000014FA            310      JSR     C_GROUP_2              ;Jump to group 2 checking if nibble value is $2
0000110E  6000 00E8                311      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
00001112                           312  
00001112                           313  GROUP_3:                ;$3| MOVE.W, MOVEA.W
00001112  B03C 0003                314      CMP.B   #$3,D0                 ;Compare first nibble
00001116  6600 000C                315      BNE     GROUP_4                ;If first nibble value isn't $3, branch to next
0000111A  4EB9 0000155C            316      JSR     C_GROUP_3              ;Jump to group 3 checking if nibble value is $3
00001120  6000 00D6                317      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
00001124                           318  
00001124                           319  GROUP_4:                ;$4| LEA, JSR, RTS, NEG, MOVEM
00001124  B03C 0004                320      CMP.B   #$4,D0                 ;Compare first nibble
00001128  6600 000C                321      BNE     GROUP_5                ;If first nibble value isn't $4, branch to next
0000112C  4EB9 000015BE            322      JSR     C_GROUP_4              ;Jump to group 4 checking if nibble value is $4
00001132  6000 00C4                323      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
00001136                           324  
00001136                           325  
00001136                           326  GROUP_5:                ;$5| SUBQ
00001136  B03C 0005                327      CMP.B   #$5,D0                 ;Compare first nibble
0000113A  6600 000C                328      BNE     GROUP_6                ;If first nibble value isn't $5, branch to next
0000113E  4EB9 0000183C            329      JSR     C_GROUP_5              ;Jump to group 5 checking if nibble value is $5
00001144  6000 00B2                330      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
00001148                           331  
00001148                           332  
00001148                           333  GROUP_6:                ;$6| Bcc (BCS,BGE,BLT,BVC) BRA
00001148  B03C 0006                334      CMP.B   #$6,D0                 ;Compare first nibble
0000114C  6600 000C                335      BNE     GROUP_7                ;If first nibble value isn't $6, branch to next
00001150  4EB9 000018A2            336      JSR     C_GROUP_6              ;Jump to group 6 checking if nibble value is $6
00001156  6000 00A0                337      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
0000115A                           338  
0000115A                           339  
0000115A                           340  GROUP_7:                ;$7| Display: DATA, $WXYZ (Unsupported)
0000115A  B03C 0007                341      CMP.B   #$7,D0                 ;Compare first nibble
0000115E  6600 000C                342      BNE     GROUP_8                ;If first nibble value isn't $7, branch to next
00001162  4EB9 00001948            343      JSR     C_GROUP_7              ;Jump to group 7 checking if nibble value is $7
00001168  6000 008E                344      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
0000116C                           345  
0000116C                           346  
0000116C                           347  GROUP_8:                ;$8| DIVS, OR
0000116C  B03C 0008                348      CMP.B   #$8,D0                 ;Compare first nibble
00001170  6600 000C                349      BNE     GROUP_9                ;If first nibble value isn't $8, branch to next
00001174  4EB9 0000196C            350      JSR     C_GROUP_8              ;Jump to group 8 checking if nibble value is $8
0000117A  6000 007C                351      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
0000117E                           352  
0000117E                           353  
0000117E                           354  GROUP_9:                ;$9| SUB
0000117E  B03C 0009                355      CMP.B   #$9,D0                 ;Compare first nibble
00001182  6600 000C                356      BNE     GROUP_A                ;If first nibble value isn't $9, branch to next
00001186  4EB9 000019C2            357      JSR     C_GROUP_9              ;Jump to group 9 checking if nibble value is $9
0000118C  6000 006A                358      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
00001190                           359  
00001190                           360  
00001190                           361  GROUP_A:                ;$A| Display: DATA, $WXYZ (Unsupported)
00001190  B03C 000A                362      CMP.B   #$A,D0                 ;Compare first nibble
00001194  6600 000C                363      BNE     GROUP_B                ;If first nibble value isn't $A, branch to next
00001198  4EB9 00001A1C            364      JSR     C_GROUP_A              ;Jump to group A checking if nibble value is $A
0000119E  6000 0058                365      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
000011A2                           366  
000011A2                           367  
000011A2                           368  GROUP_B:                ;$B| EOR, CMP
000011A2  B03C 000B                369      CMP.B   #$B,D0                 ;Compare first nibble
000011A6  6600 000C                370      BNE     GROUP_C                ;If first nibble value isn't $B, branch to next
000011AA  4EB9 00001A24            371      JSR     C_GROUP_B              ;Jump to group B checking if nibble value is $B
000011B0  6000 0046                372      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
000011B4                           373  
000011B4                           374  
000011B4                           375  GROUP_C:                ;$C| MULS
000011B4  B03C 000C                376      CMP.B   #$C,D0                 ;Compare first nibble
000011B8  6600 000C                377      BNE     GROUP_D                ;If first nibble value isn't $C, branch to next
000011BC  4EB9 00001A84            378      JSR     C_GROUP_C              ;Jump to group C checking if nibble value is $C
000011C2  6000 0034                379      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
000011C6                           380  
000011C6                           381  
000011C6                           382  GROUP_D:                 ;$D| ADD, ADDA
000011C6  B03C 000D                383      CMP.B   #$D,D0                 ;Compare first nibble
000011CA  6600 000C                384      BNE     GROUP_E                ;If first nibble value isn't $D, branch to next
000011CE  4EB9 00001B1A            385      JSR     C_GROUP_D              ;Jump to group D checking if nibble value is $D
000011D4  6000 0022                386      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
000011D8                           387  
000011D8                           388  
000011D8                           389  GROUP_E:                ;$E| LSR, LSL, ASR, ASL, ROL, ROR
000011D8  B03C 000E                390      CMP.B   #$E,D0                 ;Compare first nibble
000011DC  6600 000C                391      BNE     GROUP_F                ;If first nibble value isn't $E, branch to next
000011E0  4EB9 00001B5C            392      JSR     C_GROUP_E              ;Jump to group E checking if nibble value is $E
000011E6  6000 0010                393      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
000011EA                           394  
000011EA                           395  
000011EA                           396  GROUP_F:                ;$F| Display: DATA, $WXYZ (Unsupported)
000011EA  B03C 000F                397      CMP.B   #$F,D0                 ;Compare first nibble
000011EE  4EB9 00001CF4            398      JSR     C_GROUP_F              ;Jump to group F checking if nibble value is $F
000011F4  6000 0002                399      BRA     OP_JSR_DONE            ;Finish subroutine once checking is finished
000011F8                           400  
000011F8                           401  
000011F8                           402  OP_JSR_DONE:
000011F8  4CDF 0003                403           MOVEM.L (SP)+,D0-D1       ;Recover register D0
000011FC  FFFF FFFF                404           SIMHALT
00001200                           405           ;JMP EA_ROUTINE        ;This runs EA's routines after OP code portion is finished
00001200                           406  **********************************************************************************
00001200                           407  
00001200                           408  ********** EA Parsing ************************************************************
00001200                           409  
00001200                           410  * MOVE_LAST_6_BITS_TO_EA
00001200                           411  **********************************************************************************
00001200                           412  * Description: For OP codes with the last 6 bits specified as EA Mode and EA Reg,
00001200                           413  * the last 6 bits will be parsed and moved into the appropriate registers.
00001200                           414  *
00001200                           415  * Registers used: A6,D0,D1,D6,D7 
00001200                           416  
00001200                           417  * Precondition: OP code has been identified with only the last 6 bits for EA,
00001200                           418  * current instruction set is stored into A6.
00001200                           419  
00001200                           420  * Postcondition: Last 6 bits of instruction bit has been isolated and stored. Bits
00001200                           421  * for EA Mode have been stored in D7, Bits for EA Reg been stored in D6.
00001200                           422  **********************************************************************************
00001200                           423  MOVE_LAST_6_BITS_TO_EA:      ;Move last 6 bits from EA field to relevant registers
00001200                           424     ; MOVEM.L D0-D7/A6, -(SP)  ;Save all changed registers
00001200  3038 4000                425      MOVE.W CUR_OP_CODE,D0           ;Move current OP code into D0
00001204  323C 000A                426      MOVE.W  #10,D1           ;Prepare 10 bit shift to D1
00001208  E368                     427      LSL.W   D1,D0            ;Truncate to find the last 6 bits
0000120A  E268                     428      LSR.W   D1,D0            ;Shift back to get the proper 6 bits
0000120C  3E00                     429      MOVE.W  D0,D7            ;Move last 6 bits into D7
0000120E  323C 0003                430      MOVE.W  #3,D1            ;Prepare 3 bit shift into D1
00001212  E26F                     431      LSR.W   D1,D7            ;Shift 3 bits off D7 to obtain EA Mode
00001214  3C07                     432      MOVE.W  D7,D6            ;Move the 'upper' 3 bits into D6
00001216  323C 000D                433      MOVE.W  #13,D1           ;Prepare 13 bit shift into D1
0000121A  E368                     434      LSL.W   D1,D0            ;Shift D0 left 13 bits to reposition current 3 bits
0000121C  E268                     435      LSR.W   D1,D0            ;Shift D0 right 13 bits to reposition current 3 bits
0000121E  3E00                     436      MOVE.W  D0,D7            ;Move the 'lower' 3 bits into D7
00001220                           437     ; MOVEM.L (SP)+,D0-D7/A6   ;Restore registers
00001220  4E75                     438      RTS                      ;Return to stack
00001222                           439      
00001222                           440  * FIND_2_BIT_SIZE_TO_EA
00001222                           441  **********************************************************************************
00001222                           442  * Description: For OP codes with 2 bit size fields, the 2 relevant bits (7-6) will 
00001222                           443  * be parsed and moved to the appropriate registers.
00001222                           444  *
00001222                           445  * Registers used: A6,D0,D1,D5
00001222                           446  *
00001222                           447  * Precondition: OP code has been identified with 2 size bit field for EA, current
00001222                           448  * instruction set for OP code is stored in to A6.
00001222                           449  *
00001222                           450  * Postcondition: 2 bit size field has been isolated and stored into D5.
00001222                           451  **********************************************************************************
00001222                           452  FIND_2_BIT_SIZE_7_TO_6:      ;Move the 2 bit size field relevant register
00001222  48E7 C000                453      MOVEM.L  D0-D1,-(SP) ;Save all changed registers
00001226  3038 4000                454      MOVE.W   CUR_OP_CODE,D0        ;Move current OP code into D0
0000122A  323C 0008                455      MOVE.W   #8,D1          ;Prepare 8 bit shift to D1
0000122E  E368                     456      LSL.W    D1,D0          ;Truncate to find the 2 size bits
00001230  E268                     457      LSR.W    D1,D0          ;Reposition the bits
00001232  323C 0006                458      MOVE.W   #6,D1          ;Prepare 6 bit shift to D1
00001236  E268                     459      LSR.W    D1,D0          ;Truncate to shift 2 bits to a byte
00001238  11C0 1008                460      MOVE.B   D0,OP_SIZE     ;Move 2 size bits into D5
0000123C  4CDF 0003                461      MOVEM.L (SP)+,D0-D1  ;Restore registers
00001240  4E75                     462      RTS                     ;Return to stack
00001242                           463  **********************************************************************************
00001242                           464  
00001242                           465  * FIND_3_BIT_REG_TO_EA
00001242                           466  **********************************************************************************
00001242                           467  * Description: OP codes with a dynamic 3 bit register in bits 11-9 will be parsed
00001242                           468  * and have those 3 bits isolated and moved to the appropriate registers.
00001242                           469  *
00001242                           470  * Registers used: A6,D0,D1,D5
00001242                           471  *
00001242                           472  * Precondition: OP code has been identified with a dynamic 3 bit register in bits
00001242                           473  * 11-9.
00001242                           474  *
00001242                           475  * Postcondition: 3 bit dynamic register has been isolated and stored into D4.
00001242                           476  **********************************************************************************
00001242                           477  FIND_3_BIT_REG_TO_EA:       ;Move the 3 bit dynamic register bits to proper register
00001242                           478     ; MOVEM.L  D0-D5/A6,-(SP) ;Save all changed registers
00001242  3038 4000                479      MOVE.W   CUR_OP_CODE,D0        ;Move current OP code into D0
00001246  323C 0004                480      MOVE.W   #4,D1          ;Prepare 4 bit shift to D1
0000124A  E368                     481      LSL.W    D1,D0          ;Truncate to find the 2 size bits
0000124C  E268                     482      LSR.W    D1,D0          ;Reposition the bits
0000124E  323C 0009                483      MOVE.W   #9,D1          ;Prepare 9 bit shift to D1
00001252  E268                     484      LSR.W    D1,D0          ;Truncate to shift 3 bits to a byte
00001254  3A00                     485      MOVE.W   D0,D5          ;Move 3 register bits into D4
00001256                           486     ; MOVEM.L (SP)+,D0-D5/A6  ;Restore registers
00001256  4E75                     487      RTS                     ;Return to stack
00001258                           488  **********************************************************************************
00001258                           489  
00001258                           490  * MOVE_AND_MOVEA_PARSE_EA
00001258                           491  **********************************************************************************
00001258                           492  * Description: Special parsing for the SRC and DST Mode/Reg for MOVE/MOVE
00001258                           493  *
00001258                           494  * Registers used: A6,D0,D1,D7,D6,D5,D4
00001258                           495  *
00001258                           496  * Precondition: OP code has been identified with either MOVE or MOVEA
00001258                           497  *
00001258                           498  * Postcondition: Store all relevant EA bits into associated register.
00001258                           499  **********************************************************************************
00001258                           500  MOVE_AND_MOVEA_PARSE_EA:       ;Move the 3 bit dynamic register bits to proper register
00001258                           501     ; MOVEM.L D0-D7/A6, -(SP)  ;Save all changed registers
00001258  3038 4000                502      MOVE.W CUR_OP_CODE,D0           ;Move current OP code into D0
0000125C  323C 000A                503      MOVE.W  #10,D1           ;Prepare 10 bit shift to D1
00001260  E368                     504      LSL.W   D1,D0            ;Truncate to find the last 6 bits
00001262  E268                     505      LSR.W   D1,D0            ;Shift back to get the proper 6 bits
00001264  3E00                     506      MOVE.W  D0,D7            ;Move last 6 bits into D7, SRC REG MODE
00001266  323C 0003                507      MOVE.W  #3,D1            ;Prepare 3 bit shift into D1
0000126A  E26F                     508      LSR.W   D1,D7            ;Shift 3 bits off D7 to obtain EA Mode
0000126C  3A07                     509      MOVE.W  D7,D5            ;Move the 'upper' 3 bits into D6
0000126E  323C 000D                510      MOVE.W  #13,D1           ;Prepare 13 bit shift into D1
00001272  E368                     511      LSL.W   D1,D0            ;Shift D0 left 13 bits to reposition current 3 bits
00001274  E268                     512      LSR.W   D1,D0            ;Shift D0 right 13 bits to reposition current 3 bits
00001276  3800                     513      MOVE.W  D0,D4            ;Move the 'lower' 3 bits into D7
00001278                           514      **************MOVING SOURCE*********** TO BE DONE LATER
00001278                           515      ; MOVE.W #%0011 011 001 001 101,(A6)              ;MOVEA.W A5,A3
00001278                           516      ; MOVE.W #%0010 011 001 001 101,D0                ;MOVEA.L A5,A3
00001278                           517       ;Expected values:
00001278                           518      ;D7, DST REG:   011
00001278                           519      ;D6, DST MODE:  001
00001278                           520      ;D5, SRC MODE:  001
00001278                           521      ;D4, SRC REG:   101
00001278                           522      ;00011001
00001278  3038 4000                523      MOVE.W CUR_OP_CODE,D0     ;Move current OP code into D0     
0000127C  323C 0004                524      MOVE.W  #4,D1             ;Prepare 4 bit shift to D1
00001280  E368                     525      LSL.W   D1,D0             ;Truncate to find bits 11-6
00001282  E268                     526      LSR.W   D1,D0             ;Reposition bits
00001284  323C 0006                527      MOVE.W  #6,D1             ;Prepare 6 bit shift to D1
00001288  E268                     528      LSR.W   D1,D0             ;Truncate the SRC Reg/Mode bits
0000128A  323C 0003                529      MOVE.W  #3,D1             ;Prepare a 3 bit shift to D1 for DST Reg/Mode
0000128E  3C00                     530      MOVE.W  D0,D6             ;Copy over the current 6 bits to D6
00001290  E268                     531      LSR.W   D1,D0             ;Truncate DST Mode  
00001292  3E00                     532      MOVE.W  D0,D7             ;Move DST Reg to D7
00001294  323C 000D                533      MOVE.W  #13,D1             
00001298  E36E                     534      LSL.W   D1,D6             ;Truncate 13 bits in D6
0000129A  E26E                     535      LSR.W   D1,D6             ;Reposition D6
0000129C                           536                                ;D6 now contains the DST Reg
0000129C                           537     ; MOVEM.L (SP)+,D0-D7/A6   ;Restore registers
0000129C  4E75                     538      RTS                     ;Return to stack
0000129E                           539  **********************************************************************************
0000129E                           540  
0000129E                           541  *FIND_TRAILING_BITS_TO_EA
0000129E                           542  **********************************************************************************
0000129E                           543  FIND_TRAILING_BITS_TO_EA:       ;Move the 3 bit dynamic register bits to proper register
0000129E                           544     ; MOVEM.L  D0-D5/A6,-(SP) ;Save all changed registers
0000129E  3038 4000                545      MOVE.W   CUR_OP_CODE,D0        ;Move current OP code into D0
000012A2  323C 0007                546      MOVE.W   #7,D1          ;Prepare 4 bit shift to D1
000012A6  E368                     547      LSL.W    D1,D0          ;Truncate to find the 2 size bits
000012A8  E268                     548      LSR.W    D1,D0          ;Reposition the bits
000012AA  323C 0006                549      MOVE.W   #6,D1          ;Prepare 9 bit shift to D1
000012AE  E268                     550      LSR.W    D1,D0          ;Truncate to shift 3 bits to a byte
000012B0  3680                     551      MOVE.W   D0,(A3)          ;Move 3 register bits into D4
000012B2                           552     ; MOVEM.L (SP)+,D0-D5/A6  ;Restore registers
000012B2  4E75                     553      RTS                    ;Return to stack
000012B4                           554  **********************************************************************************
000012B4                           555  
000012B4                           556  *PARSE_EA_CONSTANT_BITS
000012B4                           557  **********************************************************************************
000012B4                           558  * Definition: Uses CUR_OP_CODE to shift the proper bits into the global constants
000012B4                           559  * used for EA (MNEMONIC,FIRST_3,SECOND_3,THIRD_3,FOURTH_3. Where MNEMONIC refers
000012B4                           560  * to the first 4 bits of CUR_OP_CODE (15-12), FIRST_3 refers to the first group
000012B4                           561  * of 3 bits (11-9), SECOND_3 refers to the second group of 3 bits (8-6), THIRD_3
000012B4                           562  * refers to the third group of 3 bits (5-3), and FOURTH_3 refers to the fourth
000012B4                           563  * group of 3 bits (2-0). Shifts CUR_OP_CODE bits to initialize constants.
000012B4                           564  *
000012B4                           565  * Registers used: D0,D1
000012B4                           566  *
000012B4                           567  * Precondition: CUR_OP_CODE has been set with an 4 hex instruction set
000012B4                           568  * 
000012B4                           569  * Postcondition: MNEMONIC, FIRST_3, SECOND_3, THIRD_3, FOURTH_3 have been set
000012B4                           570  * to the corresponding values.
000012B4                           571  **********************************************************************************
000012B4                           572  PARSE_EA_CONSTANT_BITS:
000012B4                           573      *MNEMONIC SHIFT
000012B4  3038 4000                574      MOVE.W CUR_OP_CODE,D0       ;Load in current instruction set into D0
000012B8  323C 000C                575      MOVE.W #12,D1               ;Prepare a bit shift of 12 into D1
000012BC  E268                     576      LSR.W D1,D0                 ;Shift 12 bits from D0 right
000012BE  11C0 1000                577      MOVE.B D0,MNEMONIC          ;Set MNEMONIC to D0
000012C2                           578      *FIRST_3 SHIFT
000012C2  323C 0009                579      MOVE.W #9,D1                ;Prepare a bit shift of 9 into D1
000012C6  3038 4000                580      MOVE.W CUR_OP_CODE,D0       ;Load in current instruction set into D
000012CA  E948                     581      LSL.W #4,D0                 ;Shift out bits 15-12 in D0
000012CC  E848                     582      LSR.W #4,D0                 ;Reposition D0
000012CE  E268                     583      LSR.W  D1,D0                ;Shift D0 9 bits right
000012D0  11C0 1004                584      MOVE.B D0,FIRST_3           ;Set FIRST_3 to D0
000012D4                           585      *SECOND_3 SHIFT
000012D4  3038 4000                586      MOVE.W CUR_OP_CODE,D0       ;Load in current instruction set into D
000012D8  EF48                     587      LSL.W #7,D0                 ;Shift out bits 15-9 in D0
000012DA  EE48                     588      LSR.W #7,D0                 ;Reposition D0
000012DC  EC48                     589      LSR.W #6,D0                 ;Shift D0 6 bits right
000012DE  11C0 1005                590      MOVE.B D0,SECOND_3          ;Set SECOND_3 to D0
000012E2                           591      *THIRD_3 SHIFT
000012E2  3038 4000                592      MOVE.W CUR_OP_CODE,D0       ;Load in current instruction set into D
000012E6  E648                     593      LSR.W #3,D0                 ;Shift D0 3 bits right
000012E8  323C 000D                594      MOVE.W #13,D1               ;Prepare a 13 bit shift into D1
000012EC  E368                     595      LSL.W D1,D0                 ;Truncate first 13 bits of D0
000012EE  E268                     596      LSR.W D1,D0                 ;Reposition D0
000012F0  11C0 1006                597      MOVE.B D0,THIRD_3           ;Set THIRD_3 to D0
000012F4                           598      *FOURTH_3 SHIFT
000012F4  3038 4000                599      MOVE.W CUR_OP_CODE,D0       ;Load in current instruction set into D
000012F8  E368                     600      LSL.W D1,D0                 ;Grab the fourth 3-bit group
000012FA  E268                     601      LSR.W D1,D0                 ;Shift D0 back into position
000012FC  11C0 1007                602      MOVE.B D0,FOURTH_3          ;Set FOURTH_3 to Do
00001300  4E75                     603      RTS                         ;Return to stack
00001302                           604  **********************************************************************************
00001302                           605  ********** End of EA Parsing *****************************************************
00001302                           606  
00001302                           607  *******************JMP LABELS ****************************************************
00001302                           608  * Labelling for group codes will be in the following format
00001302                           609  
00001302                           610  * <JMP Labelname>
00001302                           611  ********************************************************************************
00001302                           612  * Checking List Order (If more than one value)
00001302                           613  * Operand1 - $<nibble value>, a-b <specifier>, c-d <specifier> ...
00001302                           614  * Operand2 - $<nibble value>, a-b <specifier>, c-d <specifier> ...
00001302                           615  
00001302                           616  * Where a-b will refer to the bit corresponding bit value in the instruction
00001302                           617  * format, and a specifier will be attached such as Size, EA Mode, SRC Reg, etc
00001302                           618  * to clarify what a specific bit range means.
00001302                           619  * Checking order refers to what order the checks will be performed in. 
00001302                           620  * Any other code outside of the listed ones will be INVALID_OP.
00001302                           621  ********************************************************************************
00001302                           622  
00001302                           623  ********************************************************************************
00001302                           624  * Global Field Descriptions
00001302                           625  * Size Field: Byte = 00 Word = 01 Long = 10
00001302                           626  * EA Mode: Refer to EA Address Modes
00001302                           627  * EA Reg: 3-bit input that is mapped to the respective binary value
00001302                           628  ********************************************************************************
00001302                           629  
00001302                           630  * GROUP_0                      
00001302                           631  ********************************************************************************
00001302                           632  * Description: Checks for the following listed OP codes to be present or not
00001302                           633  * Supported OP codes:
00001302                           634  * ORI: $00, 7-6 Size, 5-3 EA Mode, 2-0 EA Reg
00001302                           635  * CMPI: $0C, 7-6 Size, 5-3 EA Mode, 2-0 EA Reg
00001302                           636  * Dynamic BCLR: $0, 11-9 Register, 8-6 %110, 5-3 EA Mode, 2-0 EA Reg
00001302                           637  * Static BCLR: $01, 7-6 10, 5-3 EA Mode, 2-0 EA Reg
00001302                           638  *
00001302                           639  * Registers used: D0
00001302                           640  *
00001302                           641  * Precondition: First nibble has been identified as $0
00001302                           642  *
00001302                           643  * Postcondition: Parses proper OP code with a nibble value of $0 or finds an
00001302                           644  * invalid OP code. After a successful parse loading for EA values will be done
00001302                           645  * through a subroutine.
00001302                           646  * 
00001302                           647  * Unsupported OP codes:
00001302                           648  * ORI_TO_CCR, ORI_TO_SR, ANDI_TO_CCR, ANDI_TO_SR, ANDI, SUBI, ADDI, EORI_TO_CCR
00001302                           649  * EORI_TO_SR, EORI, STATIC_BTST, STATIC_BCHG, STATIC_BSET, DYNAMIC_BTST,
00001302                           650  * DYNAMIC_BCHG, DYNAMIC_BSET, MOVEP 
00001302                           651  ********************************************************************************
00001302                           652  C_GROUP_0:
00001302  48E7 C000                653      MOVEM.L D0-D1, -(SP)            ;Backup registers
00001306                           654      
00001306                           655  *Unsupported OP codes that are fully static in bits
00001306                           656  CHECK_OP_ORI_TO_CCR:
00001306  3038 4000                657      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000130A  B07C 003C                658      CMP.W #$003C,D0                 ;Compare the direct full bits
0000130E  6700 01B4                659      BEQ GROUP0_INVALID              ;INVALID OP code found
00001312  6600 0002                660      BNE CHECK_OP_ORI_TO_SR          ;Check next routine
00001316                           661      
00001316                           662  CHECK_OP_ORI_TO_SR:
00001316  3038 4000                663      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000131A  B07C 007C                664      CMP.W #$007C,D0                 ;Compare the direct full bits
0000131E  6700 01A4                665      BEQ GROUP0_INVALID              ;INVALID OP code found
00001322  6600 0002                666      BNE CHECK_OP_ANDI_TO_CCR        ;Check next routine
00001326                           667      
00001326                           668  CHECK_OP_ANDI_TO_CCR:
00001326  3038 4000                669      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000132A  B07C 023C                670      CMP.W #$023C,D0                 ;Compare the direct full bits
0000132E  6700 0194                671      BEQ GROUP0_INVALID              ;INVALID OP code found
00001332  6600 0002                672      BNE CHECK_OP_ANDI_TO_SR         ;Check next routine
00001336                           673      
00001336                           674  CHECK_OP_ANDI_TO_SR:
00001336  3038 4000                675      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000133A  B07C 027C                676      CMP.W #$027C,D0                 ;Compare the direct full bits
0000133E  6700 0184                677      BEQ GROUP0_INVALID              ;INVALID OP code found
00001342  6600 0022                678      BNE CHECK_OP_ANDI               ;Check next routine
00001346                           679  
00001346                           680  CHECK_OP_EORI_TO_CCR:
00001346  3038 4000                681      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000134A  B07C 0A3C                682      CMP.W #$0A3C,D0                 ;Compare the direct full bits
0000134E  6700 0174                683      BEQ GROUP0_INVALID              ;INVALID OP code found
00001352  6600 0002                684      BNE CHECK_OP_EORI_TO_SR         ;Check next routine
00001356                           685      
00001356                           686  CHECK_OP_EORI_TO_SR:
00001356  3038 4000                687      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000135A  B07C 0A7C                688      CMP.W #$0A7C,D0                 ;Compare the direct full bits
0000135E  6700 0164                689      BEQ GROUP0_INVALID              ;INVALID OP code found
00001362  6600 0002                690      BNE CHECK_OP_ANDI               ;Check next routine
00001366                           691      
00001366                           692  *Unsupported OP codes to check with partial static bits
00001366                           693  CHECK_OP_ANDI:
00001366  3038 4000                694      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000136A  0240 FF00                695      ANDI.W #$FF00,D0                ;Mask relevant bits to D0
0000136E  B07C 0200                696      CMP.W #$0200,D0                 ;Compare the appropriate masked bits
00001372  6700 0150                697      BEQ GROUP0_INVALID              ;INVALID OP code found
00001376  6600 0002                698      BNE CHECK_OP_SUBI               Check next routine
0000137A                           699      
0000137A                           700  CHECK_OP_SUBI:
0000137A  3038 4000                701      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000137E  0240 FF00                702      ANDI.W #$FF00,D0                ;Mask relevant bits to D0
00001382  B07C 0400                703      CMP.W #$0400,D0                 ;Compare the appropriate masked bits
00001386  6700 013C                704      BEQ GROUP0_INVALID              ;INVALID OP code found
0000138A  6600 0002                705      BNE CHECK_OP_ADDI               ;Check next routine
0000138E                           706  
0000138E                           707  CHECK_OP_ADDI:
0000138E  3038 4000                708      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
00001392  0240 FF00                709      ANDI.W #$FF00,D0                ;Mask relevant bits to D0
00001396  B07C 0600                710      CMP.W #$0600,D0                 ;Compare the appropriate masked bits
0000139A  6700 0128                711      BEQ GROUP0_INVALID              ;INVALID OP code found
0000139E  6600 0002                712      BNE CHECK_OP_EORI               ;Check next routine 
000013A2                           713  
000013A2                           714  CHECK_OP_EORI:
000013A2  3038 4000                715      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000013A6  0240 FF00                716      ANDI.W #$FF00,D0                ;Mask relevant bits to D0
000013AA  B07C 0A00                717      CMP.W #$0A00,D0                 ;Compare the appropriate masked bits
000013AE  6700 0114                718      BEQ GROUP0_INVALID              ;INVALID OP code found
000013B2  6600 0002                719      BNE CHECK_OP_STATIC_BTST        ;Check next routine
000013B6                           720      
000013B6                           721  CHECK_OP_STATIC_BTST:
000013B6  3038 4000                722      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000013BA  0240 FFC0                723      ANDI.W #$FFC0,D0                ;Mask relevant bits to D0
000013BE  B07C 0800                724      CMP.W #$0800,D0                 ;Compare the appropriate masked bits
000013C2  6700 0100                725      BEQ GROUP0_INVALID              ;INVALID OP code found
000013C6  6600 0002                726      BNE CHECK_OP_STATIC_BCHG        ;Check next routine
000013CA                           727      
000013CA                           728  CHECK_OP_STATIC_BCHG:
000013CA  3038 4000                729      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000013CE  0240 FFC0                730      ANDI.W #$FFC0,D0                ;Mask relevant bits to D0
000013D2  B07C 0840                731      CMP.W #$0840,D0                 ;Compare the appropriate masked bits
000013D6  6700 00EC                732      BEQ GROUP0_INVALID              ;INVALID OP code found
000013DA  6600 0002                733      BNE CHECK_OP_STATIC_BSET        ;Check next routine
000013DE                           734  
000013DE                           735  CHECK_OP_STATIC_BSET:
000013DE  3038 4000                736      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000013E2  0240 FFC0                737      ANDI.W #$FFC0,D0                ;Mask relevant bits to D0
000013E6  B07C 08C0                738      CMP.W #$08C0,D0                 ;Compare the appropriate masked bits
000013EA  6700 00D8                739      BEQ GROUP0_INVALID              ;INVALID OP code found   
000013EE  6600 0002                740      BNE CHECK_OP_DYNAMIC_BTST       ;Check next routine
000013F2                           741  
000013F2                           742  CHECK_OP_DYNAMIC_BTST:
000013F2  3038 4000                743      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000013F6  0240 F1C0                744      ANDI.W #$F1C0,D0                ;Mask relevant bits to D0
000013FA  B07C 0100                745      CMP.W #$0100,D0                 ;Compare the appropriate masked bits
000013FE  6700 00C4                746      BEQ GROUP0_INVALID              ;INVALID OP code found
00001402  6600 0002                747      BNE CHECK_OP_DYNAMIC_BCHG       ;Check next routine
00001406                           748  
00001406                           749  CHECK_OP_DYNAMIC_BCHG:
00001406  3038 4000                750      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000140A  0240 F1C0                751      ANDI.W #$F1C0,D0                ;Mask relevant bits to D0
0000140E  B07C 0140                752      CMP.W #$0140,D0                 ;Compare the appropriate masked bits 
00001412  6700 00B0                753      BEQ GROUP0_INVALID              ;INVALID OP code found
00001416  6600 0002                754      BNE CHECK_OP_DYNAMIC_BSET       ;Check next routine
0000141A                           755      
0000141A                           756  CHECK_OP_DYNAMIC_BSET:
0000141A                           757  
0000141A  3038 4000                758      MOVE.W  CUR_OP_CODE,D0          ;Move current instruction set into D0
0000141E  0240 F1C0                759      ANDI.W  #$F1C0,D0               ;Mask relevant bits to D0
00001422  B07C 01C0                760      CMP.W   #$01C0,D0               ;Compare the appropriate masked bits 
00001426  6700 0006                761      BEQ     BIT_CHECK_MOVEP         ;Check special case for MOVEP
0000142A  6600 001C                762      BNE     CHECK_OP_MOVEP          ;Check next routine
0000142E                           763  
0000142E                           764  BIT_CHECK_MOVEP:                                ;This is a special case check for MOVEP
0000142E  3038 4000                765      MOVE.W  CUR_OP_CODE,D0          ;Move current instruction set into D0
00001432  323C 000A                766      MOVE.W  #10,D1                  ;Prepare a 10-bit shift
00001436  E368                     767      LSL.W   D1,D0                   ;Shift out 10 bits left 
00001438  E268                     768      LSR.W   D1,D0                   ;Reposition D0 for last 6 bits
0000143A  E648                     769      LSR.W   #3,D0                   ;Shift out 3 bits right, D0 contains bits 5-3
0000143C  B07C 0001                770      CMP.W   #$1,D0                  ;Compare bits to D0
00001440  6700 0006                771      BEQ     CHECK_OP_MOVEP          ;If bits are $1 then it's addressing, goto MOVEP
00001444  6600 007E                772      BNE     GROUP0_INVALID          ;If not then it's DYNAMIC_BSET which is invalid                                                    
00001448                           773      
00001448                           774  CHECK_OP_MOVEP:
00001448  3038 4000                775      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000144C  0240 F138                776      ANDI.W #$F138,D0                ;Mask relevant bits to D0
00001450  B07C 0108                777      CMP.W #$0108,D0                 ;Compare the appropriate masked bits
00001454  6700 08A6                778      BEQ INVALID_OP                  ;INVALID OP code found
00001458  6600 0002                779      BNE CHECK_OP_ORI                ;Check next routine
0000145C                           780  
0000145C                           781  *Supported OP code checks
0000145C                           782  CHECK_OP_ORI:
0000145C  3038 4000                783      MOVE.W  CUR_OP_CODE,D0          ;Move current instruction set into D0
00001460  0240 FF00                784      ANDI.W  #$FF00,D0               ;Mask relevant bits to D0
00001464  B07C 0000                785      CMP.W   #$0000,D0               ;Compare the appropriate masked bits     
00001468  6600 000C                786      BNE     CHECK_OP_CMPI           ;Branch to next comparison if not equal
0000146C  4EB9 00001D2A            787      JSR     PRINT_OP_ORI            ;Print the OP code if equal    
00001472  6000 0056                788      BRA     GROUP0_SUCCESS          ;Finish routine
00001476                           789      
00001476                           790  CHECK_OP_CMPI:
00001476  3038 4000                791      MOVE.W  CUR_OP_CODE,D0          ;Move current instruction set into D0
0000147A  0240 FF00                792      ANDI.W  #$FF00,D0               ;Mask relevant bits to D0
0000147E  B07C 0C00                793      CMP.W   #$0C00,D0               ;Compare the appropriate masked bits   
00001482  6600 000C                794      BNE     CHECK_OP_STATIC_BCLR    ;Branch to next comparison if not equal       
00001486  4EB9 00001D3A            795      JSR     PRINT_OP_CMPI           ;Print the OP code if equal
0000148C  6000 003C                796      BRA     GROUP0_SUCCESS          ;Finish routine
00001490                           797      
00001490                           798  CHECK_OP_STATIC_BCLR:
00001490  3038 4000                799      MOVE.W  CUR_OP_CODE,D0          ;Move current instruction set into D0
00001494  0240 FF00                800      ANDI.W  #$FF00,D0               ;Mask relevant bits to D0
00001498  B07C 0800                801      CMP.W   #$0800,D0               ;Compare the appropriate masked bits
0000149C  6600 000C                802      BNE     CHECK_OP_DYNAMIC_BCLR   ;Branch to next comparison if not equal
000014A0  4EB9 00001D4A            803      JSR     PRINT_OP_STATIC_BCLR    ;Print the OP code if equal
000014A6  6000 0022                804      BRA     GROUP0_SUCCESS          ;Finish routine
000014AA                           805      
000014AA                           806  CHECK_OP_DYNAMIC_BCLR:
000014AA  3038 4000                807      MOVE.W  CUR_OP_CODE,D0          ;Move current instruction set into D0
000014AE  0240 0180                808      ANDI.W  #$0180,D0               ;Mask relevant bits to D0
000014B2  B07C 0180                809      CMP.W   #$0180,D0               ;Compare the appropriate masked bits
000014B6  6600 000C                810      BNE     GROUP0_INVALID          ;If not equal this must be an invalid OP code
000014BA  4EB9 00001D5A            811      JSR     PRINT_OP_DYNAMIC_BCLR   ;Print the OP code if equal
000014C0  6000 0008                812      BRA     GROUP0_SUCCESS          ;Finish routine
000014C4                           813  
000014C4                           814  GROUP0_INVALID:                     ;Checks have been finished, invalid OP code has been found
000014C4  4EB9 00001CFC            815      JSR INVALID_OP                  ;INVALID OP code found
000014CA                           816      
000014CA                           817  GROUP0_SUCCESS:                     ;Checks have been finished,a valid OP code has been found
000014CA  4CDF 0003                818      MOVEM.L (SP)+,D0-D1             ;Restore registers
000014CE  4E75                     819      RTS                             ;Return to stack
000014D0                           820      
000014D0                           821  * GROUP_1                      
000014D0                           822  ********************************************************************************
000014D0                           823  * Supported OP code:
000014D0                           824  * MOVE.B: $1, 11-9 DST Reg, 8-6 DST Mode, 5-3 SRC Mode, 2-0 SRC Reg
000014D0                           825  ********************************************************************************
000014D0                           826  C_GROUP_1:
000014D0  48E7 C000                827      MOVEM.L D0-D1,-(SP)             ;Save registers to stack
000014D4                           828  
000014D4                           829  CHECK_OP_MOVE_B:
000014D4  3038 4000                830      MOVE.W  CUR_OP_CODE,D0          ;Move current instruction set into D0          
000014D8  0240 F000                831      ANDI.W  #$F000,D0               ;Mask relevant bits to D0
000014DC  B07C 1000                832      CMP.W   #$1000,D0               ;Compare the appropriate masked bits 
000014E0  6600 000C                833      BNE     GROUP1_INVALID          ;Invalid OP code has been found
000014E4  4EB9 00001D6A            834      JSR     PRINT_OP_MOVEB          ;Print the OP code if equal
000014EA  6000 0008                835      BRA     GROUP1_SUCCESS          ;Finish routine
000014EE                           836      
000014EE                           837  GROUP1_INVALID:
000014EE  4EB9 00001CFC            838      JSR INVALID_OP                  ;Invalid OP code found
000014F4                           839      
000014F4                           840  GROUP1_SUCCESS:
000014F4  4CDF 0003                841      MOVEM.L (SP)+,D0-D1             ;Restore register
000014F8  4E75                     842      RTS                             ;Return to stack
000014FA                           843  * GROUP_2
000014FA                           844  ********************************************************************************
000014FA                           845  * Supported OP codes:
000014FA                           846  * MOVEA.L: $2, 11-9 DST Reg, 8-6 %001, 5-3 SRC Mode, 2-0 SRC Reg
000014FA                           847  * MOVE.L: $2, 11-9 DST Reg, 8-6 DST Mode, 5-3 SRC Mode, 2-0 SRC Reg
000014FA                           848  ********************************************************************************
000014FA                           849  C_GROUP_2:
000014FA  48E7 E000                850      MOVEM.L D0-D2,-(SP)             ;Save registers to stack
000014FE                           851  
000014FE                           852  CHECK_OP_MOVEA_L:
000014FE  3038 4000                853      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0  
00001502  0240 F000                854      ANDI.W #$F000,D0                ;Mask relevant bits to D0
00001506  B07C 2000                855      CMP.W #$2000,D0                 ;Compare the appropriate masked bits
0000150A  4EF9 00001510            856      JMP FIND_MOVEA_L_DIFFERENCE     ;Branch always to check 
00001510                           857      
00001510                           858  FIND_MOVEA_L_DIFFERENCE:            ;Finds difference between MOVEA and MOVE
00001510  3038 4000                859      MOVE.W   CUR_OP_CODE,D0         ;Move current OP code into D0
00001514  323C 0007                860      MOVE.W   #7,D1                  ;Prepare 7 bit shift to D1
00001518  E368                     861      LSL.W    D1,D0                  ;Truncate to find the 3 address mode bits
0000151A  E268                     862      LSR.W    D1,D0                  ;Reposition the bits
0000151C  323C 0006                863      MOVE.W   #6,D1                  ;Prepare 6 bit shift to D1
00001520  E268                     864      LSR.W    D1,D0                  ;Truncate to shift 3 bits to a register
00001522  3400                     865      MOVE.W   D0,D2                  ;Move 3 address mode bits into D6
00001524  B47C 0001                866      CMP.W   #$1,D2                  ;Check if the address mode value is MOVEA
00001528  6600 000C                867      BNE     CHECK_OP_MOVE_L         ;Branch if not equal to check MOVE
0000152C  4EB9 00001D7A            868      JSR     PRINT_OP_MOVEA_L        ;Print the OP code if it's a match
00001532  6000 0022                869      BRA     GROUP2_SUCCESS          ;Finish routine
00001536                           870      
00001536                           871      
00001536                           872  CHECK_OP_MOVE_L:
00001536  3038 4000                873      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000153A  0240 F000                874      ANDI.W #$F000,D0                ;Mask relevant bits to D0
0000153E  B07C 2000                875      CMP.W #$2000,D0                 ;Compare the appropriate masked bits
00001542  6600 000C                876      BNE GROUP2_INVALID              ;If not equal, OP code is invalid
00001546  4EB9 00001D8A            877      JSR PRINT_OP_MOVE_L             ;Print out MOVE.L
0000154C  6000 0008                878      BRA GROUP2_SUCCESS              ;Finish routine
00001550                           879      
00001550                           880  GROUP2_INVALID:    
00001550  4EB9 00001CFC            881      JSR INVALID_OP                  ;Invalid OP code found
00001556                           882      
00001556                           883  GROUP2_SUCCESS:
00001556  4CDF 0007                884      MOVEM.L (SP)+,D0-D2             ;Restore register
0000155A  4E75                     885      RTS                             ;Return to stack
0000155C                           886  * GROUP_3
0000155C                           887  ********************************************************************************
0000155C                           888  * Supported OP codes:
0000155C                           889  * MOVEA.W: $3, 11-9 DST Reg, 8-6 %001, 5-3 SRC Mode, 2-0 SRC Reg
0000155C                           890  * MOVE.W: $3, 11-9 DST Reg, 8-6 DST Mode, 5-3 SRC Mode, 2-0 SRC Reg
0000155C                           891  ********************************************************************************
0000155C                           892  C_GROUP_3:
0000155C  48E7 E000                893      MOVEM.L D0-D2,-(SP)             ;Save registers to stack
00001560                           894      
00001560                           895  CHECK_OP_MOVEA_W:
00001560  3038 4000                896      MOVE.W   CUR_OP_CODE,D0        ;Move current instruction set into D0
00001564  0240 F000                897      ANDI.W   #$F000,D0             ;Mask relevant bits to D0
00001568  B07C 3000                898      CMP.W    #$3000,D0             ;Compare the appropriate masked bits
0000156C  4EF9 00001572            899      JMP      FIND_MOVEA_W_DIFF     ;Custom routine to differentiate MOVE and MOVEA
00001572                           900  
00001572                           901      
00001572                           902  FIND_MOVEA_W_DIFF:                 ;Finds difference between MOVEA and MOVE
00001572  3038 4000                903      MOVE.W   CUR_OP_CODE,D0        ;Move current instruction set into D0
00001576  323C 0007                904      MOVE.W   #7,D1                 ;Prepare 7 bit shift to D1
0000157A  E368                     905      LSL.W    D1,D0                 ;Truncate to find the 3 address mode bits
0000157C  E268                     906      LSR.W    D1,D0                 ;Reposition the bits
0000157E  323C 0006                907      MOVE.W   #6,D1                 ;Prepare 6 bit shift to D1
00001582  E268                     908      LSR.W    D1,D0                 ;Truncate to shift 3 bits to a register
00001584  3400                     909      MOVE.W   D0,D2                 ;Move 3 address mode bits into D6
00001586  B47C 0001                910      CMP.W    #$1,D2                ;Check if the address mode value is MOVEA
0000158A  6600 000C                911      BNE      CHECK_OP_MOVE_W       ;If bits do not match, try MOVE 
0000158E  4EB9 00001D9A            912      JSR      PRINT_OP_MOVEA_W      ;Print the OP code if it's a match
00001594  6000 0022                913      BRA      GROUP3_SUCCESS        ;Finish routine
00001598                           914      
00001598                           915  CHECK_OP_MOVE_W:
00001598  3038 4000                916      MOVE.W   CUR_OP_CODE,D0        ;Move current instruction set into D0
0000159C  0240 F000                917      ANDI.W   #$F000,D0             ;Mask relevant bits to D0
000015A0  B07C 3000                918      CMP.W    #$3000,D0             ;Compare the appropriate masked bits
000015A4  6600 000C                919      BNE      GROUP3_INVALID        ;INVALID OP code found
000015A8  4EB9 00001DAA            920      JSR      PRINT_OP_MOVE_W       ;Print the OP code if it's a match
000015AE  6000 0008                921      BRA      GROUP3_SUCCESS        ;Finish routine
000015B2                           922      
000015B2                           923  GROUP3_INVALID:
000015B2  4EB9 00001CFC            924      JSR INVALID_OP                 ;INVALID OP code found
000015B8                           925  
000015B8                           926  GROUP3_SUCCESS:
000015B8  4CDF 0007                927      MOVEM.L (SP)+,D0-D2            ;Restore registers from stack
000015BC  4E75                     928      RTS                            ;Return to stack
000015BE                           929  
000015BE                           930  * GROUP_4
000015BE                           931  ********************************************************************************
000015BE                           932  * Supported OP codes:
000015BE                           933  * LEA: $4, 11-9 Reg, 8-6 %111, 5-3 EA Mode, 2-0 EA Reg
000015BE                           934  * JSR: $4E, 7-6 %10, 5-3 EA Mode, 2-0 EA Reg 
000015BE                           935  * RTS: $4E75
000015BE                           936  * NEG: $44, 7-6 Size, 5-3 EA Mode, 2-0 EA Reg
000015BE                           937  * MOVEM: $4, 11 %1, 10 %D, 9-7 %001, 6 S, 5-3 EA Mode, 2-0 EA Reg
000015BE                           938  * %D = 0 , Register to Memory, 1 Memory to Register
000015BE                           939  * Unsupported OP codes: MOVE_FROM_SR, MOVE_TO_CCR, MOVE_TO_SR, NEGX, CLR, NOT
000015BE                           940  * EXT, NBCD, SWAP, PEA, ILLEGAL, TAS, TST, TRAP, LINK, UNLK, MOVE_USP, RESET,
000015BE                           941  * NOP, STOP, RTE, TRAPV, RTR, JMP, CHK
000015BE                           942  ********************************************************************************
000015BE                           943  C_GROUP_4:
000015BE  2F00                     944      MOVE.L  D0,-(SP)            ;Save registers
000015C0                           945      
000015C0                           946  *Unsupported OP codes to check that are full static bits
000015C0                           947  CHECK_OP_STOP:
000015C0  3038 4000                948      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000015C4  B07C 4E72                949      CMP.W  #$4E72,D0                ;Compare the appropriate bits
000015C8  6700 0266                950      BEQ    GROUP4_INVALID           ;INVALID OP code found
000015CC  6600 0002                951      BNE    CHECK_OP_RESET           ;Check next OP code
000015D0                           952      
000015D0                           953  CHECK_OP_RESET:
000015D0  3038 4000                954      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000015D4  B07C 4E70                955      CMP.W  #$4E70,D0                ;Compare the appropriate bits
000015D8  6700 0256                956      BEQ    GROUP4_INVALID           ;INVALID OP code found
000015DC  6600 0002                957      BNE    CHECK_OP_NOP             ;Check next OP code
000015E0                           958      
000015E0                           959  CHECK_OP_NOP:
000015E0  3038 4000                960      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000015E4  B07C 4E71                961      CMP.W  #$4E71,D0                ;Compare the appropriate bits
000015E8  6700 0246                962      BEQ    GROUP4_INVALID           ;INVALID OP code found
000015EC  6600 0002                963      BNE    CHECK_OP_ILLEGAL         ;Check next OP code
000015F0                           964      
000015F0                           965  CHECK_OP_ILLEGAL:
000015F0  3038 4000                966      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000015F4  B07C 4AFC                967      CMP.W  #$4AFC,D0                ;Compare the appropriate bits
000015F8  6700 0236                968      BEQ    GROUP4_INVALID           ;INVALID OP code found
000015FC  6600 0002                969      BNE    CHECK_OP_RTE             ;Check next OP code
00001600                           970      
00001600                           971  CHECK_OP_RTE:    
00001600  3038 4000                972      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
00001604  B07C 4E73                973      CMP.W #$4E73,D0                 ;Compare the appropriate bits
00001608  6700 0226                974      BEQ   GROUP4_INVALID            ;INVALID OP code found
0000160C  6600 0002                975      BNE   CHECK_OP_TRAPV            ;Check next OP code
00001610                           976      
00001610                           977  CHECK_OP_TRAPV:
00001610  3038 4000                978      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
00001614  B07C 4E76                979      CMP.W  #$4E76,D0                ;Compare the appropriate bits
00001618  6700 0216                980      BEQ    GROUP4_INVALID           ;INVALID OP code found
0000161C  6600 0002                981      BNE    CHECK_OP_RTR             ;Check next OP code
00001620                           982      
00001620                           983  CHECK_OP_RTR:
00001620  3038 4000                984      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
00001624  B07C 4E77                985      CMP.W #$4E77,D0                 ;Compare the appropriate bits
00001628  6700 0206                986      BEQ    GROUP4_INVALID           ;INVALID OP code found
0000162C  6600 0002                987      BNE    CHECK_OP_MOVE_FROM_SR    ;Check next OP code
00001630                           988  
00001630                           989  
00001630                           990  *Unsupported OP codes to check that have partial static bits
00001630                           991  CHECK_OP_MOVE_FROM_SR:
00001630  3038 4000                992      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
00001634  0240 FFC0                993      ANDI.W #$FFC0,D0                ;Mask relevant bits to D0
00001638  B07C 40C0                994      CMP.W  #$40C0,D0                ;Compare the appropriate masked bits
0000163C  6700 01F2                995      BEQ    GROUP4_INVALID           ;INVALID OP code found  
00001640  6600 0002                996      BNE    CHECK_OP_MOVE_TO_CCR     ;Check next OP code
00001644                           997      
00001644                           998  CHECK_OP_MOVE_TO_CCR:
00001644  3038 4000                999      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
00001648  0240 FFC0               1000      ANDI.W #$FFC0,D0                ;Mask relevant bits to D0
0000164C  B07C 44C0               1001      CMP.W  #$44C0,D0                ;Compare the appropriate masked bits
00001650  6700 01DE               1002      BEQ    GROUP4_INVALID           ;INVALID OP code found
00001654  6600 0002               1003      BNE    CHECK_OP_MOVE_TO_SR      ;Check next OP code
00001658                          1004      
00001658                          1005  CHECK_OP_MOVE_TO_SR:
00001658  3038 4000               1006      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
0000165C  0240 FFC0               1007      ANDI.W #$FFC0,D0                ;Mask relevant bits to D0
00001660  B07C 46C0               1008      CMP.W  #$46C0,D0                ;Compare the appropriate masked bits
00001664  6700 01CA               1009      BEQ    GROUP4_INVALID           ;INVALID OP code found
00001668  6600 0002               1010      BNE    CHECK_OP_NEGX            ;Check next OP code
0000166C                          1011      
0000166C                          1012  CHECK_OP_NEGX:
0000166C  3038 4000               1013      MOVE.W CUR_OP_CODE,D0            ;Move current instruction set into D0
00001670  0240 FF00               1014      ANDI.W #$FF00,D0                ;Mask relevant bits to D0
00001674  B07C 4000               1015      CMP.W  #$4000,D0                ;Compare the appropriate masked bits
00001678  6700 01B6               1016      BEQ    GROUP4_INVALID           ;INVALID OP code found
0000167C  6600 0002               1017      BNE    CHECK_OP_CLR             ;Check next OP code
00001680                          1018      
00001680                          1019  CHECK_OP_CLR:
00001680  3038 4000               1020      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
00001684  0240 FF00               1021      ANDI.W #$FF00,D0                ;Mask relevant bits to D0
00001688  B07C 4200               1022      CMP.W  #$4200,D0                ;Compare the appropriate masked bits
0000168C  6700 01A2               1023      BEQ    GROUP4_INVALID           ;INVALID OP code found
00001690  6600 0002               1024      BNE    CHECK_OP_NOT             ;Check next OP code
00001694                          1025      
00001694                          1026  CHECK_OP_NOT:
00001694  3038 4000               1027      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
00001698  0240 FF00               1028      ANDI.W #$FF00,D0                ;Mask relevant bits to D0
0000169C  B07C 4600               1029      CMP.W  #$4600,D0                ;Compare the appropriate masked bits
000016A0  6700 018E               1030      BEQ    GROUP4_INVALID           ;INVALID OP code found
000016A4  6600 0002               1031      BNE    CHECK_OP_EXT             ;Check next OP code
000016A8                          1032      
000016A8                          1033  CHECK_OP_EXT:
000016A8  3038 4000               1034      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000016AC  0240 FF80               1035      ANDI.W #$FF80,D0                ;Mask relevant bits to D0
000016B0  B07C 4880               1036      CMP.W  #$4880,D0                ;Compare the appropriate masked bits
000016B4  6700 017A               1037      BEQ    GROUP4_INVALID           ;INVALID OP code BIT_CHECK_EXT
000016B8  6600 001C               1038      BNE    CHECK_OP_NBCD            ;Check next OP code
000016BC                          1039  
000016BC                          1040  BIT_CHECK_EXT:    
000016BC  3038 4000               1041      MOVE.W CUR_OP_CODE,D0           ;This is a special case to check against MOVEM
000016C0  323C 000A               1042      MOVE.W #10,D1
000016C4  E368                    1043      LSL.W  D1,D0
000016C6  E068                    1044      LSR.W  D0,D0
000016C8  E648                    1045      LSR.W  #3,D0
000016CA  B078 0000               1046      CMP.W  %000,D0
000016CE  6700 0160               1047      BEQ    GROUP4_INVALID           ;This means that this OP code is EXT
000016D2  6600 0142               1048      BNE    CHECK_OP_MOVEM           ;This is the only other possibility 
000016D6                          1049      
000016D6                          1050  CHECK_OP_NBCD:
000016D6  3038 4000               1051      MOVE.W CUR_OP_CODE,D0           ;Move current instruction set into D0
000016DA  0240 FFC0               1052      ANDI.W #$FFC0,D0            
000016DE  B07C 4800               1053      CMP.W  #$4800,D0
000016E2  6700 014C               1054      BEQ    GROUP4_INVALID
000016E6  6600 0002               1055      BNE    CHECK_OP_SWAP
000016EA                          1056      
000016EA                          1057  CHECK_OP_SWAP:                  ; This must go before CHECK_OP PEA as first 3 nibbles can be equivalent
000016EA  3038 4000               1058      MOVE.W CUR_OP_CODE,D0       ;Move current instruction set into D0
000016EE  0240 FF48               1059      ANDI.W #$FF48,D0
000016F2  B07C 4840               1060      CMP.W  #$4840,D0
000016F6  6700 0138               1061      BEQ    GROUP4_INVALID
000016FA  6600 0002               1062      BNE    CHECK_OP_PEA
000016FE                          1063   
000016FE                          1064  CHECK_OP_PEA:               ; This must go after CHECK_OP_SWAP as first 3 nibbles can be equivalent
000016FE  3038 4000               1065      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
00001702  0240 FF40               1066      ANDI.W #$FF40,D0
00001706  B07C 4840               1067      CMP.W  #$4840,D0
0000170A  6700 0124               1068      BEQ    GROUP4_INVALID
0000170E  6600 0002               1069      BNE    CHECK_OP_TAS
00001712                          1070      
00001712                          1071  CHECK_OP_TAS:
00001712  3038 4000               1072      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
00001716  0240 FFC0               1073      ANDI.W #$FFC0,D0
0000171A  B07C 4AC0               1074      CMP.W  #$4AC0,D0
0000171E  6700 0110               1075      BEQ    GROUP4_INVALID
00001722  6600 0002               1076      BNE    CHECK_OP_TST
00001726                          1077  
00001726                          1078  CHECK_OP_TST:               ; This must go after CHECK_OP_TAS as first 2 nibbles are equivalent
00001726  3038 4000               1079      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
0000172A  0240 FF00               1080      ANDI.W #$FF00,D0
0000172E  B07C 4A00               1081      CMP.W  #$4A00,D0
00001732  6700 00FC               1082      BEQ    GROUP4_INVALID
00001736  6600 0002               1083      BNE    CHECK_OP_TRAP
0000173A                          1084      
0000173A                          1085  CHECK_OP_TRAP:
0000173A  3038 4000               1086      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
0000173E  0240 FFF0               1087      ANDI.W #$FFF0,D0
00001742  B07C 4E40               1088      CMP.W  #$4E40,D0
00001746  6700 00E8               1089      BEQ    GROUP4_INVALID
0000174A  6600 0002               1090      BNE    CHECK_OP_LINK
0000174E                          1091      
0000174E                          1092  CHECK_OP_LINK:
0000174E  3038 4000               1093      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
00001752  0240 FFF8               1094      ANDI.W #$FFF8,D0
00001756  B07C 4E50               1095      CMP.W  #$4E50,D0
0000175A  6700 00D4               1096      BEQ    GROUP4_INVALID
0000175E  6600 0002               1097      BNE    CHECK_OP_UNLK
00001762                          1098  
00001762                          1099  CHECK_OP_UNLK:
00001762  3038 4000               1100      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
00001766  0240 FFF8               1101      ANDI.W #$FFF8,D0
0000176A  B07C 4E58               1102      CMP.W  #$4E58,D0
0000176E  6700 00C0               1103      BEQ    GROUP4_INVALID
00001772  6600 0002               1104      BNE    CHECK_OP_MOVE_USP
00001776                          1105      
00001776                          1106  CHECK_OP_MOVE_USP:
00001776  3038 4000               1107      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
0000177A  0240 FFF0               1108      ANDI.W #$FFF0,D0
0000177E  B07C 4E60               1109      CMP.W  #$4E60,D0
00001782  6700 00AC               1110      BEQ    GROUP4_INVALID
00001786  6600 0002               1111      BNE    CHECK_OP_JMP
0000178A                          1112  
0000178A                          1113  CHECK_OP_JMP:
0000178A  3038 4000               1114       MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
0000178E  0240 FFC0               1115       ANDI.W #$FFC0,D0
00001792  B07C 4EC0               1116       CMP.W  #$4EC0,D0
00001796  6700 0098               1117       BEQ    GROUP4_INVALID
0000179A  6600 0002               1118       BNE    CHECK_OP_CHK
0000179E                          1119       
0000179E                          1120  CHECK_OP_CHK:
0000179E  3038 4000               1121      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
000017A2  0240 F1C0               1122      ANDI.W  #$F1C0,D0
000017A6  B07C 4180               1123      CMP.W   #$4180,D0
000017AA  6700 0550               1124      BEQ     INVALID_OP
000017AE  6600 0002               1125      BNE     CHECK_OP_RTS
000017B2                          1126  
000017B2                          1127  *Supported OP codes to check
000017B2                          1128  CHECK_OP_RTS:
000017B2  3038 4000               1129      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
000017B6  B07C 4E75               1130      CMP.W  #$4E75,D0
000017BA  6600 000C               1131      BNE    CHECK_OP_LEA
000017BE  4EB9 00001DCA           1132      JSR    PRINT_OP_RTS
000017C4  6000 0070               1133      BRA    GROUP4_SUCCESS              ;Finish routine
000017C8                          1134   
000017C8                          1135  CHECK_OP_LEA:
000017C8  3038 4000               1136      MOVE.W CUR_OP_CODE,D0   ;Move current instruction set into D0
000017CC  0240 F1C0               1137      ANDI.W #$F1C0,D0
000017D0  B07C 41C0               1138      CMP.W  #$41C0,D0
000017D4  6600 000C               1139      BNE    CHECK_OP_JSR
000017D8  4EB9 00001DDA           1140      JSR    PRINT_OP_LEA
000017DE  6000 0056               1141      BRA    GROUP4_SUCCESS              ;Finish routine
000017E2                          1142   
000017E2                          1143  CHECK_OP_JSR:
000017E2  3038 4000               1144      MOVE.W CUR_OP_CODE,D0   ;Move current instruction set into D0
000017E6  0240 FFC0               1145      ANDI.W #$FFC0,D0
000017EA  B07C 4E80               1146      CMP.W  #$4E80,D0
000017EE  6600 000C               1147      BNE    CHECK_OP_NEG
000017F2  4EB9 00001DBA           1148      JSR    PRINT_OP_JSR
000017F8  6000 003C               1149      BRA    GROUP4_SUCCESS              ;Finish routine
000017FC                          1150      
000017FC                          1151  CHECK_OP_NEG:
000017FC  3038 4000               1152      MOVE.W CUR_OP_CODE,D0   ;Move current instruction set into D0
00001800  0240 FF00               1153      ANDI.W #$FF00,D0
00001804  B07C 4400               1154      CMP.W  #$4400,D0
00001808  6600 000C               1155      BNE    CHECK_OP_MOVEM
0000180C  4EB9 00001DEA           1156      JSR    PRINT_OP_NEG
00001812  6000 0022               1157      BRA    GROUP4_SUCCESS              ;Finish routine
00001816                          1158  
00001816                          1159      
00001816                          1160  **************** COME BACK TO FINISH UP SIZE **********************************
00001816                          1161  CHECK_OP_MOVEM:
00001816  3038 4000               1162      MOVE.W CUR_OP_CODE,D0   ;Move current instruction set into D0
0000181A  0240 FB80               1163      ANDI.W #$FB80,D0
0000181E  B07C 4880               1164      CMP.W  #$4880,D0
00001822  6600 04D8               1165      BNE    INVALID_OP       ;If no code is found, it is invalid
00001826  4EB9 00001DFA           1166      JSR    PRINT_OP_MOVEM_W
0000182C  6000 0008               1167      BRA    GROUP4_SUCCESS
00001830                          1168      
00001830                          1169  GROUP4_INVALID:
00001830  4EB9 00001CFC           1170      JSR INVALID_OP
00001836                          1171  
00001836                          1172  GROUP4_SUCCESS:
00001836  4CDF 0001               1173      MOVEM.L (SP)+,D0 
0000183A  4E75                    1174      RTS
0000183C                          1175  * GROUP_5
0000183C                          1176  ********************************************************************************
0000183C                          1177  * Supported OP code:
0000183C                          1178  * SUBQ: $5, 11-9 DATA, 8 %1, 7-6 Size, 5-3 EA Mode, 2-0 EA Reg
0000183C                          1179  * Unsupported OP codes: ADDQ, Scc, DBcc
0000183C                          1180  * Validation checking:
0000183C                          1181  * Check against, ADDQ, Scc, DBcc
0000183C                          1182  ********************************************************************************
0000183C                          1183  C_GROUP_5:
0000183C  48E7 8000               1184      MOVEM.L D0,-(SP)         ;Save registers to stack
00001840                          1185  *Unsupported OP codes
00001840                          1186  CHECK_OP_DBcc:               ;These are ordered first due to checking bits 7-6
00001840  3038 4000               1187      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
00001844  0240 F0C8               1188      ANDI.W #$F0C8,D0
00001848  B07C 50C8               1189      CMP.W  #$50C8,D0
0000184C  6700 0048               1190      BEQ    GROUP5_INVALID
00001850  6600 0002               1191      BNE    CHECK_OP_Scc 
00001854                          1192  
00001854                          1193  CHECK_OP_Scc:
00001854  3038 4000               1194      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
00001858  0240 F0C0               1195      ANDI.W #$F0C0,D0 
0000185C  B07C 50C0               1196      CMP.W  #$50C0,D0
00001860  6700 0034               1197      BEQ     GROUP5_INVALID
00001864  6600 0002               1198      BNE     CHECK_OP_ADDQ
00001868                          1199  
00001868                          1200  CHECK_OP_ADDQ:
00001868  3038 4000               1201      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
0000186C  0240 F100               1202      ANDI.W #$F100,D0
00001870  B07C 5000               1203      CMP.W  #$5000,D0
00001874  6700 0020               1204      BEQ    GROUP5_INVALID
00001878  6600 0002               1205      BNE    CHECK_OP_SUBQ
0000187C                          1206  
0000187C                          1207  *Supported OP code   
0000187C                          1208  CHECK_OP_SUBQ     
0000187C  3038 4000               1209      MOVE.W  CUR_OP_CODE,D0  ;Actual check for SUBQ
00001880  0240 F100               1210      ANDI.W #$F100,D0        ;Bitmask check for SUBQ
00001884  B07C 5100               1211      CMP.W  #$5100,D0        ;Compare the proper value
00001888  6600 000C               1212      BNE    GROUP5_INVALID       ;Else the operand is invalid
0000188C  4EB9 00001E1A           1213      JSR    PRINT_OP_SUBQ    ;If equal print it out
00001892  6000 0008               1214      BRA    GROUP5_SUCCESS   ;Finish routine
00001896                          1215      
00001896                          1216  GROUP5_INVALID: 
00001896  4EB9 00001CFC           1217      JSR INVALID_OP          ;INVALID OP has been found
0000189C                          1218  
0000189C                          1219  GROUP5_SUCCESS:
0000189C  4CDF 0001               1220      MOVEM.L (SP)+,D0        ;Restore registers from stack
000018A0  4E75                    1221      RTS                     ;Return to stack
000018A2                          1222      
000018A2                          1223  * GROUP_6
000018A2                          1224  ********************************************************************************
000018A2                          1225  * Supported OP codes
000018A2                          1226  * BRA: $60, 7-0 8-Bit Displacement
000018A2                          1227  * Bcc: $6, 11-8 Condition, 7-0 8-Bit Displacement
000018A2                          1228  *   Branch: <Condition>   
000018A2                          1229  *   BCS: %0101          
000018A2                          1230  *   BGE: %1100      
000018A2                          1231  *   BLT: %1101  
000018A2                          1232  *   BVC: %1000
000018A2                          1233  *   
000018A2                          1234  *   MOVE.W #%0110010100000000   ;BCS
000018A2                          1235  *   MOVE.W #%0110110001010101   ;BGE
000018A2                          1236  *   MVE.W #%0110110110101010    ;BLT
000018A2                          1237  *   MOVE.W #%0110100001010101   ;BVC
000018A2                          1238  * Unsupported OP code: BSR
000018A2                          1239  ********************************************************************************
000018A2                          1240  C_GROUP_6:
000018A2  48E7 8000               1241      MOVEM.L D0,-(SP)        ;Save register to stack
000018A6                          1242  *Unsupported OP code
000018A6                          1243  CHECK_OP_BSR:
000018A6  3038 4000               1244      MOVE.W  CUR_OP_CODE,D0
000018AA  0240 FF00               1245      ANDI.W  #$FF00,D0
000018AE  B07C 6100               1246      CMP.W   #$6100,D0
000018B2  6700 0088               1247      BEQ     GROUP6_INVALID
000018B6  6600 0002               1248      BNE     CHECK_OP_BRA
000018BA                          1249      
000018BA                          1250  *Supported OP codes
000018BA                          1251  CHECK_OP_BRA:
000018BA  3038 4000               1252      MOVE.W  CUR_OP_CODE,D0   ;Move current instruction set into D0       
000018BE  0240 FF00               1253      ANDI.W  #$FF00,D0
000018C2  B07C 6000               1254      CMP.W   #$6000,D0
000018C6  6600 000C               1255      BNE     CHECK_OP_BCS
000018CA  4EB9 00001E6A           1256      JSR     PRINT_OP_BRA
000018D0  6000 0070               1257      BRA     GROUP6_SUCCESS
000018D4                          1258      
000018D4                          1259  CHECK_OP_BCS:
000018D4  3038 4000               1260      MOVE.W CUR_OP_CODE,D0   ;Move current instruction set into D0
000018D8  0240 FF00               1261      ANDI.W #$FF00,D0
000018DC  B07C 6500               1262      CMP.W  #$6500,D0 
000018E0  6600 000C               1263      BNE    CHECK_OP_BGE
000018E4  4EB9 00001E2A           1264      JSR    PRINT_OP_BCS
000018EA  6000 0056               1265      BRA    GROUP6_SUCCESS
000018EE                          1266  
000018EE                          1267      
000018EE                          1268  CHECK_OP_BGE:
000018EE  3038 4000               1269      MOVE.W CUR_OP_CODE,D0   ;Move current instruction set into D0
000018F2  0240 FF00               1270      ANDI.W #$FF00,D0
000018F6  B07C 6C00               1271      CMP.W  #$6C00,D0 
000018FA  6600 000C               1272      BNE    CHECK_OP_BLT
000018FE  4EB9 00001E3A           1273      JSR    PRINT_OP_BGE
00001904  6000 003C               1274      BRA    GROUP6_SUCCESS
00001908                          1275      
00001908                          1276      
00001908                          1277  CHECK_OP_BLT:
00001908  3038 4000               1278      MOVE.W CUR_OP_CODE,D0   ;Move current instruction set into D0
0000190C  0240 FF00               1279      ANDI.W #$FF00,D0
00001910  B07C 6D00               1280      CMP.W  #$6D00,D0 
00001914  6600 000C               1281      BNE    CHECK_OP_BVC
00001918  4EB9 00001E4A           1282      JSR    PRINT_OP_BLT
0000191E  6000 0022               1283      BRA    GROUP6_SUCCESS
00001922                          1284      
00001922                          1285  CHECK_OP_BVC:
00001922  3038 4000               1286      MOVE.W CUR_OP_CODE,D0   ;Move current instruction set into D0
00001926  0240 FF00               1287      ANDI.W #$FF00,D0
0000192A  B07C 6800               1288      CMP.W  #$6800,D0 
0000192E  6600 000C               1289      BNE    GROUP6_INVALID
00001932  4EB9 00001E5A           1290      JSR    PRINT_OP_BVC
00001938  6000 0008               1291      BRA    GROUP6_SUCCESS
0000193C                          1292      
0000193C                          1293  GROUP6_INVALID:
0000193C  4EB9 00001CFC           1294      JSR    INVALID_OP    
00001942                          1295          
00001942                          1296  GROUP6_SUCCESS:
00001942  4CDF 0001               1297      MOVEM.L (SP)+,D0
00001946  4E75                    1298      RTS
00001948                          1299      
00001948                          1300  *GROUP_7
00001948                          1301  ********************************************************************************
00001948                          1302  * Currently no OP codes here are supported. MOVEQ is the only code in this group
00001948                          1303  * Unsupported OP code: MOVEQ
00001948                          1304  ********************************************************************************
00001948                          1305  C_GROUP_7:
00001948  48E7 8000               1306      MOVEM.L D0,-(SP)        ;Save register to stack
0000194C                          1307      
0000194C                          1308  CHECK_OP_MOVEQ
0000194C  3038 4000               1309      MOVE.W CUR_OP_CODE,D0
00001950  0240 F100               1310      ANDI.W #$F100,D0
00001954  B07C 7000               1311      CMP.W  #$7000,D0
00001958  6600 0006               1312      BNE    GROUP7_INVALID
0000195C  6700 0008               1313      BEQ    GROUP7_SUCCESS
00001960                          1314      
00001960                          1315  GROUP7_INVALID:
00001960  4EB9 00001CFC           1316      JSR INVALID_OP
00001966                          1317      
00001966                          1318  GROUP7_SUCCESS:    
00001966  4CDF 0001               1319      MOVEM.L (SP)+,D0
0000196A  4E75                    1320      RTS
0000196C                          1321  * GROUP_8
0000196C                          1322  ********************************************************************************
0000196C                          1323  * Supported OP code:
0000196C                          1324  * DIVS: $8, 11-9 Reg, 8-6 %111, 5-3 EA Mode, 2-0 EA Reg
0000196C                          1325  * OR: $80, 7-6 Size, 5-3 EA Mode, 2-0 EA Register
0000196C                          1326  * Unsupported OP codes: DIVU, SBCD
0000196C                          1327  ********************************************************************************
0000196C                          1328  C_GROUP_8:
0000196C  48E7 8000               1329      MOVEM.L D0,-(SP)
00001970                          1330  *Unsupported OP codes
00001970                          1331  CHECK_OP_DIVU:
00001970  3038 4000               1332      MOVE.W  CUR_OP_CODE,D0   ;Move current instruction set into D0
00001974  0240 F1C0               1333      ANDI.W  #$F1C0,D0
00001978  B07C 80C0               1334      CMP.W   #$80C0,D0
0000197C  6700 0038               1335      BEQ     GROUP8_INVALID
00001980  6600 0002               1336      BNE     CHECK_OP_SBCD 
00001984                          1337  
00001984                          1338  CHECK_OP_SBCD:
00001984  3038 4000               1339      MOVE.W  CUR_OP_CODE,D0   ;Move current instruction set into D0
00001988  0240 F1F0               1340      ANDI.W  #$F1F0,D0
0000198C  B07C 8100               1341      CMP.W   #$8100,D0
00001990  6700 0024               1342      BEQ     GROUP8_INVALID
00001994  6600 0002               1343      BNE     CHECK_OP_DIVS
00001998                          1344      
00001998                          1345  *Supported OP codes
00001998                          1346  CHECK_OP_DIVS:
00001998  3038 4000               1347      MOVE.W  CUR_OP_CODE,D0   ;Move current instruction set into D0
0000199C  0240 F1C0               1348      ANDI.W  #$F1C0,D0
000019A0  B07C 81C0               1349      CMP.W   #$81C0,D0
000019A4  6700 04D4               1350      BEQ     PRINT_OP_DIVS
000019A8  6600 0002               1351      BNE     CHECK_OP_OR
000019AC                          1352      
000019AC                          1353  CHECK_OP_OR:              ;At this point only remaining $8 code is OR
000019AC  4EB9 00001E8A           1354      JSR     PRINT_OP_OR
000019B2  6000 0008               1355      BRA     GROUP8_SUCCESS
000019B6                          1356  GROUP8_INVALID:
000019B6  4EB9 00001CFC           1357       JSR    INVALID_OP
000019BC                          1358       
000019BC                          1359  GROUP8_SUCCESS:
000019BC  4CDF 0001               1360       MOVEM.L (SP)+,D0
000019C0  4E75                    1361       RTS
000019C2                          1362       
000019C2                          1363  * GROUP_9                      
000019C2                          1364  ********************************************************************************
000019C2                          1365  * Supported OP code:
000019C2                          1366  * SUB: $9, 11-9 Reg, 8-6 OPMODE, 5-3 EA Mode, 2-0 EA Reg
000019C2                          1367  * Unsupported OP codes: SUBX, SUBA
000019C2                          1368  ********************************************************************************
000019C2                          1369  C_GROUP_9:
000019C2  48E7 C000               1370      MOVEM.L D0-D1,-(SP)     ;Save the registers
000019C6                          1371  CHECK_OP_SUBA:             ;Check SUBA first as it has static bits
000019C6  3038 4000               1372      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
000019CA  0240 F0C0               1373      ANDI.W  #$F0C0,D0
000019CE  B07C 90C0               1374      CMP.W   #$90C0,D0
000019D2  6700 0328               1375      BEQ     INVALID_OP
000019D6  6600 0002               1376      BNE     CHECK_OP_SUBX
000019DA                          1377  
000019DA                          1378  CHECK_OP_SUBX:
000019DA  3038 4000               1379      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
000019DE  0240 F130               1380      ANDI.W  #$F130,D0
000019E2  B07C 9100               1381      CMP.W   #$9100,D0
000019E6  6700 0006               1382      BEQ     BIT_CHECK_SUBX
000019EA  6600 0026               1383      BNE     GROUP9_INVALID     ;Cannot be a valid OP code here
000019EE                          1384      
000019EE                          1385  BIT_CHECK_SUBX:    
000019EE  3038 4000               1386      MOVE.W  CUR_OP_CODE,D0      ;Move current instruction set into D0
000019F2  323C 0007               1387      MOVE.W  #7,D1               ;Prepare a shift of 7 bits into D1
000019F6  E368                    1388      LSL.W   D1,D0               ;Shift left 7 bits truncate 15-9 bits
000019F8  E268                    1389      LSR.W   D1,D0               ;Reposition D0
000019FA  E848                    1390      LSR.W   #4,D0               ;Truncate 4 right most bits to
000019FC  0240 FF18               1391      ANDI.W  #$FF18,D0           ;Compare remaining static bits
00001A00  B07C 0018               1392      CMP.W   #$0018,D0           ;If equal to this value it's SUBX
00001A04  6700 000C               1393      BEQ     GROUP9_INVALID      ;INVALID OP code found
00001A08  6600 0002               1394      BNE     CHECK_OP_SUB        ;Not can only be SUB here
00001A0C                          1395      
00001A0C                          1396  CHECK_OP_SUB:                   ;At this point only remaining $9 is SUB
00001A0C  4EF9 00001E9A           1397      JMP     PRINT_OP_SUB
00001A12                          1398  
00001A12                          1399  GROUP9_INVALID:
00001A12  6000 02E8               1400      BRA     INVALID_OP
00001A16                          1401      
00001A16                          1402  GROUP9_SUCCESS:
00001A16  4CDF 0003               1403      MOVEM.L (SP)+,D0-D1         ;Restore registers
00001A1A  4E75                    1404      RTS                         ;Return to stack
00001A1C                          1405  
00001A1C                          1406  *GROUP_A
00001A1C                          1407  ********************************************************************************
00001A1C                          1408  * Currently no OP codes here are supported. There are no current OP codes here.
00001A1C                          1409  ********************************************************************************
00001A1C                          1410  C_GROUP_A:
00001A1C  4EB9 00001CFC           1411      JSR INVALID_OP
00001A22  4E75                    1412      RTS
00001A24                          1413      
00001A24                          1414  * GROUP_B                     
00001A24                          1415  ********************************************************************************
00001A24                          1416  * Supported OP codes:
00001A24                          1417  * EOR: $B, 11-9 Reg, 8 %1, 8-6 OPMODE, 5-3 EA Mode, 2-0 EA Reg
00001A24                          1418  * CMP: $B, 11-9 Reg, 8 %0, 8-6 OPMODE, 5-3 EA Mode, 2-0 EA Reg
00001A24                          1419  * The specific bit difference is listed 
00001A24                          1420  * Unsupported OP codes: CMPM, CMPA
00001A24                          1421  ********************************************************************************
00001A24                          1422  C_GROUP_B:
00001A24  48E7 8000               1423      MOVEM.L D0,-(SP)         ;Save current registers to stack
00001A28                          1424      
00001A28                          1425  CHECK_OP_CMPM
00001A28  3038 4000               1426      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
00001A2C  0240 F138               1427      ANDI.W  #$F138,D0
00001A30  B07C B108               1428      CMP.W   #$B108,D0
00001A34  6700 0042               1429      BEQ     GROUPB_INVALID
00001A38  6600 0002               1430      BNE     CHECK_OP_CMPA
00001A3C                          1431      
00001A3C                          1432  CHECK_OP_CMPA:
00001A3C  3038 4000               1433      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
00001A40  0240 F0C0               1434      ANDI.W  #$F0C0,D0
00001A44  B07C B0C0               1435      CMP.W   #$B0C0,D0
00001A48  6700 002E               1436      BEQ     GROUPB_INVALID
00001A4C  6600 0002               1437      BNE     CHECK_OP_EOR
00001A50                          1438      
00001A50                          1439  CHECK_OP_EOR:
00001A50  3038 4000               1440      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
00001A54  0240 F100               1441      ANDI.W  #$F100,D0
00001A58  B07C B100               1442      CMP.W   #$B100,D0
00001A5C  6700 044C               1443      BEQ     PRINT_OP_EOR
00001A60  6600 0002               1444      BNE     CHECK_OP_CMP
00001A64                          1445      
00001A64                          1446  CHECK_OP_CMP:
00001A64  3038 4000               1447      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
00001A68  0240 F100               1448      ANDI.W  #$F100,D0
00001A6C  B07C B000               1449      CMP.W   #$B000,D0
00001A70  6700 0448               1450      BEQ     PRINT_OP_CMP
00001A74  6600 0002               1451      BNE     GROUPB_INVALID
00001A78                          1452  
00001A78                          1453  GROUPB_INVALID:
00001A78  4EB9 00001CFC           1454      JSR     INVALID_OP           ;INVALID OP has been found 
00001A7E                          1455   
00001A7E                          1456  GROUPB_SUCCESS:
00001A7E  4CDF 0001               1457      MOVEM.L (SP)+,D0         ;Restore registers from stack
00001A82  4E75                    1458      RTS                      ;Return to stack
00001A84                          1459  * GROUP_C                     
00001A84                          1460  ********************************************************************************
00001A84                          1461  * Supported OP code:
00001A84                          1462  * MULS: $C, 11-8 Reg, 8-6 %111, 5-3 EA Mode, 2-0 EA Reg
00001A84                          1463  * Note: EXG OP mode has to be 01000, 01001, 10001, as such can never be 11 for
00001A84                          1464  * bits 7-6
00001A84                          1465  * Unsupported OP codes: MULU, ABCD, EXG, AND
00001A84                          1466  ********************************************************************************
00001A84                          1467  C_GROUP_C:
00001A84                          1468  *Unsupported OP codes
00001A84  48E7 C000               1469      MOVEM.L D0-D1,-(SP)
00001A88                          1470      
00001A88                          1471  CHECK_OP_MULU:
00001A88  3038 4000               1472      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
00001A8C  0240 F1C0               1473      ANDI.W  #$F1C0,D0
00001A90  B07C C0C0               1474      CMP.W   #$C0C0,D0
00001A94  6700 0078               1475      BEQ     GROUPC_INVALID
00001A98  6600 0002               1476      BNE     CHECK_OP_ABCD
00001A9C                          1477   
00001A9C                          1478  CHECK_OP_ABCD:
00001A9C  3038 4000               1479      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
00001AA0  0240 F1F0               1480      ANDI.W  #$F1F0,D0
00001AA4  B07C C100               1481      CMP.W   #$C100,D0
00001AA8  6700 0064               1482      BEQ     GROUPC_INVALID
00001AAC  6600 0002               1483      BNE     CHECK_OP_EXG
00001AB0                          1484   
00001AB0                          1485  CHECK_OP_EXG:
00001AB0  3038 4000               1486      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
00001AB4  0240 F130               1487      ANDI.W  #$F130,D0
00001AB8  B07C C100               1488      CMP.W   #$C100,D0
00001ABC  6700 0006               1489      BEQ     BIT_CHECK_EXG
00001AC0  6600 003C               1490      BNE     CHECK_OP_AND
00001AC4                          1491                          
00001AC4                          1492  BIT_CHECK_EXG:                 ;Checks the OP mode bits 7-6 which cannot be 11 for EXG
00001AC4  3038 4000               1493      MOVE.W  CUR_OP_CODE,D0
00001AC8  323C 0008               1494      MOVE.W  #8,D1
00001ACC  E368                    1495      LSL.W   D1,D0
00001ACE  E268                    1496      LSR.W   D1,D0
00001AD0  EC48                    1497      LSR.W   #6,D0
00001AD2  0240 FFF3               1498      ANDI.W  #$FFF3,D0
00001AD6  B07C 0003               1499      CMP.W   #$0003,D0          ;This bit then equals MULS
00001ADA  6700 000E               1500      BEQ     CHECK_OP_MULS
00001ADE  B07C 0000               1501      CMP.W   #$0000,D0          ;Second comparison to check if OP mode bit is valid
00001AE2  6700 001A               1502      BEQ     CHECK_OP_AND       ;If it's 0 it could be OP_AND
00001AE6  6600 0026               1503      BNE     GROUPC_INVALID         ;Otherwise it's EXG (01,10 op bits)
00001AEA                          1504  *Supported OP code
00001AEA                          1505  CHECK_OP_MULS:
00001AEA  3038 4000               1506      MOVE.W CUR_OP_CODE,D0    ;Move current instruction set into D0
00001AEE  0240 F1C0               1507      ANDI.W #$F1C0,D0
00001AF2  B07C C1C0               1508      CMP.W  #$C1C0,D0
00001AF6  6700 03D2               1509      BEQ    PRINT_OP_MULS
00001AFA  6600 0002               1510      BNE    CHECK_OP_AND          ; OP_AND is completely dynamic outside of first nibble
00001AFE                          1511  
00001AFE                          1512  *Odd completely dynamic unsupported OP code    
00001AFE                          1513  CHECK_OP_AND:                 ;This would be the only possible OP code left after CHECK_OP_MULS
00001AFE  3038 4000               1514      MOVE.W  CUR_OP_CODE,D0    ;Move current instruction set into D0
00001B02  0240 F000               1515      ANDI.W  #$F000,D0
00001B06  B07C C000               1516      CMP.W   #$C000,D0
00001B0A  6700 0002               1517      BEQ     GROUPC_INVALID
00001B0E                          1518      
00001B0E                          1519  GROUPC_INVALID:
00001B0E  4EB9 00001CFC           1520      JSR     INVALID_OP
00001B14                          1521      
00001B14                          1522  GROUPC_SUCCESS:
00001B14  4CDF 0003               1523      MOVEM.L (SP)+,D0-D1
00001B18  4E75                    1524      RTS
00001B1A                          1525      
00001B1A                          1526  * GROUP_D                     
00001B1A                          1527  ********************************************************************************
00001B1A                          1528  * Supported OP codes:
00001B1A                          1529  * ADD: $D, 11-9 Reg, 8-6 OPMODE, 5-3 EA Mode, 2-0 EA Reg
00001B1A                          1530  * ADDA: $D, 11- 9 Reg, 8-6 OPMODE, 7-6 %11, 5-3 EA Mode, 2-0 EA Reg
00001B1A                          1531  * The specific bit difference is listed out in the OPMODE field.
00001B1A                          1532  * Unsupported: ADDX
00001B1A                          1533  ********************************************************************************
00001B1A                          1534  C_GROUP_D:
00001B1A  48E7 8000               1535      MOVEM.L D0,-(SP)        ;Save registers to stack
00001B1E                          1536      
00001B1E                          1537  CHECK_OP_ADDX:
00001B1E  3038 4000               1538      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001B22  0240 F130               1539      ANDI.W #$F130,D0
00001B26  B07C D100               1540      CMP.W  #$D100,D0
00001B2A  6700 0024               1541      BEQ    GROUPD_INVALID
00001B2E  6600 0002               1542      BNE    CHECK_OP_ADDA
00001B32                          1543  
00001B32                          1544  CHECK_OP_ADDA:
00001B32  3038 4000               1545      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001B36  0240 F0C0               1546      ANDI.W #$F0C0,D0
00001B3A  B07C D0C0               1547      CMP.W  #$D0C0,D0
00001B3E  6700 03AA               1548      BEQ    PRINT_OP_ADDA
00001B42  6600 0002               1549      BNE    CHECK_OP_ADD
00001B46                          1550  
00001B46                          1551  CHECK_OP_ADD:
00001B46  4EB9 00001EDA           1552      JSR PRINT_OP_ADD        ;Only remaining OP in $D is ADD
00001B4C  6000 0008               1553      BRA GROUPD_SUCCESS
00001B50                          1554      
00001B50                          1555  GROUPD_INVALID:
00001B50  4EB9 00001CFC           1556      JSR INVALID_OP
00001B56                          1557      
00001B56                          1558  GROUPD_SUCCESS:
00001B56  4CDF 0001               1559      MOVEM.L (SP)+,D0        ;Restore registers from stack
00001B5A  4E75                    1560      RTS                     ;Return to stack
00001B5C                          1561      
00001B5C                          1562  * GROUP_E                     
00001B5C                          1563  ********************************************************************************
00001B5C                          1564  * Supported:
00001B5C                          1565  * LSR: $E, 11-9 Count/Reg, 8 %0, 7-6 Size, 5 i/r, 4-3 %01, 2-0 Reg
00001B5C                          1566  * LSL: $E, 11-9 Count/Reg, 8 %1, 7-6 Size, 5 i/r, 4-3 %01, 2-0 Reg
00001B5C                          1567  * ASR: $E, $0, 8 %0, 7-6 %11, 5-3 EA Mode, 2-0 EA reg
00001B5C                          1568  * ASL: $E, $0, 8 %1, 7-6 %11, 5-3 EA Mode, 2-0 EA reg
00001B5C                          1569  * ROR: $E, 11-9 Count/Reg, 8 %0, 7-6 Size, 5 i/r, 4-3 %11, 2-0 Reg
00001B5C                          1570  * ROL: $E, 11-9 Count/Reg, 8 %1, 7-6 Size, 5 i/r, 4-3 %11, 2-0 Reg
00001B5C                          1571  * Count/Reg for LSR/LSL refers to shift count, where 0 = shift count of 8, 1-7 
00001B5C                          1572  * refers to the respective value when i/r = 0. If i/r = 1, data register in the 
00001B5C                          1573  * Count/Reg field specifies the shift count.  
00001B5C                          1574  * For directional bit at 8, R = 0, L = 1
00001B5C                          1575  * Count/Reg for ROR/ROL specifies rotate count instead of shift count.
00001B5C                          1576  *
00001B5C                          1577  * Split into ROT and NO_ROT groups first to make identifying easier.
00001B5C                          1578  * Unsupported: ROXL, ROXR
00001B5C                          1579  ********************************************************************************
00001B5C                          1580  C_GROUP_E:
00001B5C  48E7 8000               1581      MOVEM.L D0,-(SP)
00001B60                          1582  *Unsupported OP codes
00001B60                          1583  CHECK_OP_ROXR_NO_ROT:
00001B60  3038 4000               1584      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001B64  0240 FFC0               1585      ANDI.W #$FFC0,D0
00001B68  B07C E4C0               1586      CMP.W  #$E4C0,D0
00001B6C  6700 017A               1587      BEQ    GROUPE_INVALID
00001B70  6600 0002               1588      BNE    CHECK_OP_ROXL_NO_ROT
00001B74                          1589  
00001B74                          1590  CHECK_OP_ROXL_NO_ROT:
00001B74  3038 4000               1591      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001B78  0240 FFC0               1592      ANDI.W #$FFC0,D0
00001B7C  B07C E5C0               1593      CMP.W  #$E5C0,D0
00001B80  6700 0166               1594      BEQ    GROUPE_INVALID
00001B84  6600 0002               1595      BNE    CHECK_OP_ROR_NO_ROT
00001B88                          1596  
00001B88                          1597  *Supported OP codes
00001B88                          1598  CHECK_OP_ROR_NO_ROT:
00001B88  3038 4000               1599      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001B8C  0240 FFC0               1600      ANDI.W #$FFC0,D0
00001B90  B07C E6C0               1601      CMP.W  #$E6C0,D0
00001B94  6600 000C               1602      BNE    CHECK_OP_ROL_NO_ROT
00001B98  4EB9 00001F4A           1603      JSR    PRINT_OP_ROR
00001B9E  6000 014E               1604      BRA    GROUPE_SUCCESS
00001BA2                          1605      
00001BA2                          1606  CHECK_OP_ROL_NO_ROT:
00001BA2  3038 4000               1607      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001BA6  0240 FFC0               1608      ANDI.W #$FFC0,D0
00001BAA  B07C E7C0               1609      CMP.W  #$E7C0,D0
00001BAE  6600 000C               1610      BNE    CHECK_OP_LSR_NO_ROT
00001BB2  4EB9 00001F3A           1611      JSR    PRINT_OP_ROL
00001BB8  6000 0134               1612      BRA    GROUPE_SUCCESS
00001BBC                          1613   
00001BBC                          1614  CHECK_OP_LSR_NO_ROT:
00001BBC  3038 4000               1615      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001BC0  0240 FFC0               1616      ANDI.W #$FFC0,D0
00001BC4  B07C E2C0               1617      CMP.W  #$E2C0,D0
00001BC8  6600 000C               1618      BNE    CHECK_OP_LSL_NO_ROT
00001BCC  4EB9 00001F0A           1619      JSR    PRINT_OP_LSR
00001BD2  6000 011A               1620      BRA    GROUPE_SUCCESS
00001BD6                          1621  
00001BD6                          1622  CHECK_OP_LSL_NO_ROT:
00001BD6  3038 4000               1623      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001BDA  0240 FFC0               1624      ANDI.W #$FFC0,D0
00001BDE  B07C E3C0               1625      CMP.W  #$E3C0,D0
00001BE2  6600 000C               1626      BNE    CHECK_OP_ASR_NO_ROT
00001BE6  4EB9 00001EFA           1627      JSR    PRINT_OP_LSL
00001BEC  6000 0100               1628      BRA    GROUPE_SUCCESS
00001BF0                          1629  
00001BF0                          1630  CHECK_OP_ASR_NO_ROT:
00001BF0  3038 4000               1631      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001BF4  0240 FFC0               1632      ANDI.W #$FFC0,D0
00001BF8  B07C E0C0               1633      CMP.W  #$E0C0,D0
00001BFC  6600 000C               1634      BNE    CHECK_OP_ASL_NO_ROT
00001C00  4EB9 00001F1A           1635      JSR    PRINT_OP_ASR
00001C06  6000 00E6               1636      BRA    GROUPE_SUCCESS
00001C0A                          1637              
00001C0A                          1638  CHECK_OP_ASL_NO_ROT:
00001C0A  3038 4000               1639      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001C0E  0240 FFC0               1640      ANDI.W #$FFC0,D0
00001C12  B07C E1C0               1641      CMP.W  #$E1C0,D0
00001C16  6600 000C               1642      BNE    CHECK_OP_ROXR
00001C1A  4EB9 00001F2A           1643      JSR    PRINT_OP_ASL
00001C20  6000 00CC               1644      BRA    GROUPE_SUCCESS
00001C24                          1645  
00001C24                          1646  *Unsupported OP codes
00001C24                          1647  CHECK_OP_ROXR:
00001C24  3038 4000               1648      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001C28  0240 F118               1649      ANDI.W #$F118,D0
00001C2C  B07C E010               1650      CMP.W  #$E010,D0
00001C30  6700 00B6               1651      BEQ    GROUPE_INVALID
00001C34  6600 0002               1652      BNE    CHECK_OP_ROXL
00001C38                          1653      
00001C38                          1654  CHECK_OP_ROXL:
00001C38  3038 4000               1655      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001C3C  0240 F118               1656      ANDI.W #$F118,D0
00001C40  B07C E110               1657      CMP.W  #$E110,D0
00001C44  6700 00A2               1658      BEQ    GROUPE_INVALID
00001C48  6600 0002               1659      BNE    CHECK_OP_ROR
00001C4C                          1660      
00001C4C                          1661  *Supported OP codes
00001C4C                          1662  CHECK_OP_ROR:
00001C4C  3038 4000               1663      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001C50  0240 F118               1664      ANDI.W #$F118,D0
00001C54  B07C E018               1665      CMP.W  #$E018,D0
00001C58  6600 000C               1666      BNE    CHECK_OP_ROL
00001C5C  4EB9 00001F4A           1667      JSR    PRINT_OP_ROR
00001C62  6000 008A               1668      BRA    GROUPE_SUCCESS
00001C66                          1669  
00001C66                          1670  CHECK_OP_ROL:
00001C66  3038 4000               1671      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001C6A  0240 F118               1672      ANDI.W #$F118,D0
00001C6E  B07C E118               1673      CMP.W  #$E118,D0
00001C72  6600 000C               1674      BNE    CHECK_OP_LSR
00001C76  4EB9 00001F3A           1675      JSR    PRINT_OP_ROL
00001C7C  6000 0070               1676      BRA    GROUPE_SUCCESS
00001C80                          1677      
00001C80                          1678  CHECK_OP_LSR:
00001C80  3038 4000               1679      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001C84  0240 F118               1680      ANDI.W #$F118,D0
00001C88  B07C E008               1681      CMP.W  #$E008,D0
00001C8C  6600 000C               1682      BNE    CHECK_OP_LSL
00001C90  4EB9 00001F0A           1683      JSR    PRINT_OP_LSR
00001C96  6000 0056               1684      BRA    GROUPE_SUCCESS
00001C9A                          1685  
00001C9A                          1686  CHECK_OP_LSL:
00001C9A  3038 4000               1687      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001C9E  0240 F118               1688      ANDI.W #$F118,D0
00001CA2  B07C E108               1689      CMP.W  #$E108,D0
00001CA6  6600 000C               1690      BNE    CHECK_OP_ASR
00001CAA  4EB9 00001EFA           1691      JSR    PRINT_OP_LSL
00001CB0  6000 003C               1692      BRA    GROUPE_SUCCESS
00001CB4                          1693  
00001CB4                          1694  CHECK_OP_ASR:
00001CB4  3038 4000               1695      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001CB8  0240 F118               1696      ANDI.W #$F118,D0
00001CBC  B07C E000               1697      CMP.W  #$E000,D0
00001CC0  6600 000C               1698      BNE    CHECK_OP_ASL
00001CC4  4EB9 00001F1A           1699      JSR    PRINT_OP_ASR
00001CCA  6000 0022               1700      BRA    GROUPE_SUCCESS
00001CCE                          1701  
00001CCE                          1702  CHECK_OP_ASL:
00001CCE  3038 4000               1703      MOVE CUR_OP_CODE,D0    ;Move current instruction set into D0
00001CD2  0240 F118               1704      ANDI.W #$F118,D0
00001CD6  B07C E100               1705      CMP.W  #$E100,D0
00001CDA  6600 000C               1706      BNE    GROUPE_INVALID      ;Last possible OP code
00001CDE  4EB9 00001F2A           1707      JSR    PRINT_OP_ASL
00001CE4  6000 0008               1708      BRA    GROUPE_SUCCESS
00001CE8                          1709  
00001CE8                          1710  GROUPE_INVALID:
00001CE8  4EB9 00001CFC           1711      JSR     INVALID_OP
00001CEE                          1712      
00001CEE                          1713  GROUPE_SUCCESS:
00001CEE  4CDF 0001               1714      MOVEM.L (SP)+,D0
00001CF2  4E75                    1715      RTS
00001CF4                          1716  * GROUP_F
00001CF4                          1717  ********************************************************************************
00001CF4                          1718  * Currently no OP codes here are supported. There are no OP codes here
00001CF4                          1719  ********************************************************************************
00001CF4                          1720  C_GROUP_F:
00001CF4  4EB9 00001CFC           1721      JSR INVALID_OP
00001CFA  4E75                    1722      RTS
00001CFC                          1723      
00001CFC                          1724  * INVALID_OP                     
00001CFC                          1725  ********************************************************************************
00001CFC                          1726  * Any value that is not covered in the above groups would be considered invalid. 
00001CFC                          1727  * The following values in the first nibble would also indicate that the 
00001CFC                          1728  * operand codes is already invalid: $7, $A, $F.
00001CFC                          1729  * For unsupported OP codes, display DATA $WXYZ   
00001CFC                          1730  * THIS WILL NEED TO BE CHANGED TO DISPLAY: 1000 DATA $WXYZ IN THE FUTURE
00001CFC                          1731  ********************************************************************************
00001CFC                          1732  INVALID_OP:  ; Prints DATA for invalid op, THIS SHOULD BE SETTING THE IS_VALID BIT TO 0
00001CFC  23FC 00001F62 00002042  1733      MOVE.L #P_INVALID_OP, Arg_AddStrToBuffer_String
00001D06  4EB9 00001D18           1734      JSR PRINT_TO_BUFFER
00001D0C  11FC 0000 10B5          1735      MOVE.B #0,IS_VALID
00001D12  4E75                    1736      RTS
00001D14                          1737      
00001D14                          1738  READ_NEXT_INSTRUCTION: ; Needs to read next instruction set {PLACEHOLDER}
00001D14  FFFF FFFF               1739      SIMHALT
00001D18                          1740  
00001D18                          1741  ********************** PRINTING ROUTINES **************************************
00001D18                          1742  * Description: These routines are to print the associated op codes, by placing
00001D18                          1743  * them in the appropriate area to the buffer
00001D18                          1744  *
00001D18                          1745  * Registers used: A1 for loading, A6 for EA parsing.
00001D18                          1746  *
00001D18                          1747  * Precondition: The relevant opcode has been identified correctly.
00001D18                          1748  *
00001D18                          1749  * Postcondition: Prints out the associated opcode to the buffer.
00001D18                          1750  
00001D18                          1751  * THIS NEEDS TO BE RETOOLED TO PRINT TO BUFFER NOT TO CONSOLE
00001D18                          1752  *******************************************************************************
00001D18                          1753  
00001D18                          1754  * Prints the loaded item into G_BUFFER
00001D18                          1755  PRINT_TO_BUFFER:
00001D18  23FC 00004100 00002046  1756      MOVE.L #G_BUFFER, Arg_AddStrToBuffer_Buffer
00001D22  4EB9 00002050           1757      JSR AddStrToBuffer
00001D28  4E75                    1758      RTS
00001D2A                          1759      
00001D2A                          1760  
00001D2A                          1761  ****************************** GROUP 0 **************************************** 
00001D2A                          1762  PRINT_OP_ORI:
00001D2A  23FC 00001F7F 00002042  1763      MOVE.L #P_OP_ORI, Arg_AddStrToBuffer_String
00001D34  4EB8 1D18               1764      JSR PRINT_TO_BUFFER
00001D38  4E75                    1765      RTS
00001D3A                          1766  PRINT_OP_CMPI:
00001D3A  23FC 00001F83 00002042  1767      MOVE.L #P_OP_CMPI, Arg_AddStrToBuffer_String
00001D44  4EB8 1D18               1768      JSR PRINT_TO_BUFFER
00001D48  4E75                    1769      RTS
00001D4A                          1770  PRINT_OP_STATIC_BCLR:
00001D4A  23FC 00001F88 00002042  1771      MOVE.L #P_OP_STATIC_BCLR, Arg_AddStrToBuffer_String
00001D54  4EB8 1D18               1772      JSR PRINT_TO_BUFFER
00001D58  4E75                    1773      RTS
00001D5A                          1774  PRINT_OP_DYNAMIC_BCLR:
00001D5A  23FC 00001F8D 00002042  1775      MOVE.L #P_OP_DYNAMIC_BCLR, Arg_AddStrToBuffer_String
00001D64  4EB8 1D18               1776      JSR PRINT_TO_BUFFER
00001D68  4E75                    1777      RTS
00001D6A                          1778  ******************************* END OF GROUP 0 ********************************
00001D6A                          1779  
00001D6A                          1780  ****************************** GROUP 1 ****************************************    
00001D6A                          1781  PRINT_OP_MOVEB:
00001D6A  23FC 00001F92 00002042  1782      MOVE.L #P_OP_MOVEB, Arg_AddStrToBuffer_String
00001D74  4EB8 1D18               1783      JSR PRINT_TO_BUFFER
00001D78  4E75                    1784      RTS
00001D7A                          1785  ******************************* END OF GROUP 1 ********************************
00001D7A                          1786      
00001D7A                          1787  ****************************** GROUP 2 **************************************** 
00001D7A                          1788  PRINT_OP_MOVEA_L:
00001D7A  23FC 00001F9A 00002042  1789      MOVE.L #P_OP_MOVEA_L, Arg_AddStrToBuffer_String
00001D84  4EB8 1D18               1790      JSR PRINT_TO_BUFFER
00001D88  4E75                    1791      RTS
00001D8A                          1792  PRINT_OP_MOVE_L:
00001D8A  23FC 00001FA6 00002042  1793      MOVE.L #P_OP_MOVE_L, Arg_AddStrToBuffer_String
00001D94  4EB8 1D18               1794      JSR PRINT_TO_BUFFER
00001D98  4E75                    1795      RTS
00001D9A                          1796  ******************************* END OF GROUP 2 ********************************
00001D9A                          1797      
00001D9A                          1798  ****************************** GROUP 3 ****************************************    
00001D9A                          1799  PRINT_OP_MOVEA_W:
00001D9A  23FC 00001FAE 00002042  1800      MOVE.L #P_OP_MOVEA_W, Arg_AddStrToBuffer_String
00001DA4  4EB8 1D18               1801      JSR PRINT_TO_BUFFER
00001DA8  4E75                    1802      RTS
00001DAA                          1803  PRINT_OP_MOVE_W:
00001DAA  23FC 00001FBA 00002042  1804      MOVE.L #P_OP_MOVE_W, Arg_AddStrToBuffer_String
00001DB4  4EB8 1D18               1805      JSR PRINT_TO_BUFFER
00001DB8  4E75                    1806      RTS
00001DBA                          1807  ******************************* END OF GROUP 3 ********************************
00001DBA                          1808  
00001DBA                          1809  ****************************** GROUP 4 ****************************************
00001DBA                          1810  PRINT_OP_JSR:
00001DBA  23FC 00001FDE 00002042  1811      MOVE.L #P_OP_JSR, Arg_AddStrToBuffer_String
00001DC4  4EB8 1D18               1812      JSR PRINT_TO_BUFFER
00001DC8  4E75                    1813      RTS
00001DCA                          1814  PRINT_OP_RTS:
00001DCA  23FC 00001FE6 00002042  1815      MOVE.L #P_OP_RTS, Arg_AddStrToBuffer_String
00001DD4  4EB8 1D18               1816      JSR PRINT_TO_BUFFER
00001DD8  4E75                    1817      RTS
00001DDA                          1818  PRINT_OP_LEA:
00001DDA  23FC 00001FDA 00002042  1819      MOVE.L #P_OP_LEA, Arg_AddStrToBuffer_String
00001DE4  4EB8 1D18               1820      JSR PRINT_TO_BUFFER
00001DE8  4E75                    1821      RTS
00001DEA                          1822  PRINT_OP_NEG:
00001DEA  23FC 00001FEA 00002042  1823      MOVE.L #P_OP_NEG, Arg_AddStrToBuffer_String
00001DF4  4EB8 1D18               1824      JSR PRINT_TO_BUFFER
00001DF8  4E75                    1825      RTS
00001DFA                          1826  PRINT_OP_MOVEM_W:
00001DFA  23FC 00001FC2 00002042  1827      MOVE.L #P_OP_MOVEM_W, Arg_AddStrToBuffer_String
00001E04  4EB8 1D18               1828      JSR PRINT_TO_BUFFER
00001E08  4E75                    1829      RTS
00001E0A                          1830  PRINT_OP_MOVEM_L:
00001E0A  23FC 00001FCE 00002042  1831      MOVE.L #P_OP_MOVEM_L, Arg_AddStrToBuffer_String
00001E14  4EB8 1D18               1832      JSR PRINT_TO_BUFFER
00001E18  4E75                    1833      RTS
00001E1A                          1834  ******************************* END OF GROUP 4 ********************************
00001E1A                          1835      
00001E1A                          1836  ****************************** GROUP 5 ****************************************
00001E1A                          1837  PRINT_OP_SUBQ:
00001E1A  23FC 00001FEE 00002042  1838      MOVE.L #P_OP_SUBQ, Arg_AddStrToBuffer_String
00001E24  4EB8 1D18               1839      JSR PRINT_TO_BUFFER
00001E28  4E75                    1840      RTS
00001E2A                          1841  ******************************* END OF GROUP 5 ********************************
00001E2A                          1842  
00001E2A                          1843  ****************************** GROUP 6 ****************************************
00001E2A                          1844  PRINT_OP_BCS:
00001E2A  23FC 00001FF7 00002042  1845      MOVE.L #P_OP_BCS, Arg_AddStrToBuffer_String
00001E34  4EB8 1D18               1846      JSR PRINT_TO_BUFFER
00001E38  4E75                    1847      RTS
00001E3A                          1848  PRINT_OP_BGE:
00001E3A  23FC 00001FFB 00002042  1849      MOVE.L #P_OP_BGE, Arg_AddStrToBuffer_String
00001E44  4EB8 1D18               1850      JSR PRINT_TO_BUFFER
00001E48  4E75                    1851      RTS
00001E4A                          1852  PRINT_OP_BLT:
00001E4A  23FC 00001FFF 00002042  1853      MOVE.L #P_OP_BLT, Arg_AddStrToBuffer_String
00001E54  4EB8 1D18               1854      JSR PRINT_TO_BUFFER
00001E58  4E75                    1855      RTS
00001E5A                          1856  PRINT_OP_BVC:
00001E5A  23FC 00002003 00002042  1857      MOVE.L #P_OP_BVC, Arg_AddStrToBuffer_String
00001E64  4EB8 1D18               1858      JSR PRINT_TO_BUFFER
00001E68  4E75                    1859      RTS
00001E6A                          1860  PRINT_OP_BRA:
00001E6A  23FC 00001FF3 00002042  1861      MOVE.L #P_OP_BRA, Arg_AddStrToBuffer_String
00001E74  4EB8 1D18               1862      JSR PRINT_TO_BUFFER
00001E78  4E75                    1863      RTS
00001E7A                          1864  ******************************* END OF GROUP 6 ********************************
00001E7A                          1865  
00001E7A                          1866  ****************************** GROUP 7 ****************************************
00001E7A                          1867  * No currently supported OP codes to print here.
00001E7A                          1868  ******************************* END OF GROUP 7 ********************************
00001E7A                          1869  
00001E7A                          1870  ****************************** GROUP 8 ****************************************
00001E7A                          1871  PRINT_OP_DIVS:
00001E7A  23FC 00002007 00002042  1872      MOVE.L #P_OP_DIVS, Arg_AddStrToBuffer_String
00001E84  4EB8 1D18               1873      JSR PRINT_TO_BUFFER
00001E88  4E75                    1874      RTS
00001E8A                          1875  PRINT_OP_OR:
00001E8A  23FC 0000200C 00002042  1876      MOVE.L #P_OP_OR, Arg_AddStrToBuffer_String
00001E94  4EB8 1D18               1877      JSR PRINT_TO_BUFFER
00001E98  4E75                    1878      RTS
00001E9A                          1879  ******************************* END OF GROUP 8 ********************************
00001E9A                          1880  
00001E9A                          1881  ****************************** GROUP 9 ****************************************
00001E9A                          1882  PRINT_OP_SUB:
00001E9A  23FC 0000200F 00002042  1883      MOVE.L #P_OP_SUB, Arg_AddStrToBuffer_String
00001EA4  4EB8 1D18               1884      JSR PRINT_TO_BUFFER
00001EA8  4E75                    1885      RTS
00001EAA                          1886  ******************************* END OF GROUP 9 ********************************
00001EAA                          1887  
00001EAA                          1888  ****************************** GROUP A ****************************************
00001EAA                          1889  * No currently supported OP codes to print here.
00001EAA                          1890  ******************************* END OF GROUP A ********************************
00001EAA                          1891  
00001EAA                          1892  ****************************** GROUP B ****************************************
00001EAA                          1893  PRINT_OP_EOR:
00001EAA  23FC 00002013 00002042  1894      MOVE.L #P_OP_EOR, Arg_AddStrToBuffer_String
00001EB4  4EB8 1D18               1895      JSR PRINT_TO_BUFFER
00001EB8  4E75                    1896      RTS
00001EBA                          1897  PRINT_OP_CMP:
00001EBA  23FC 00002017 00002042  1898      MOVE.L #P_OP_CMP, Arg_AddStrToBuffer_String
00001EC4  4EB8 1D18               1899      JSR PRINT_TO_BUFFER
00001EC8  4E75                    1900      RTS
00001ECA                          1901  ******************************* END OF GROUP B ********************************
00001ECA                          1902  
00001ECA                          1903  ****************************** GROUP C ****************************************
00001ECA                          1904  PRINT_OP_MULS:
00001ECA  23FC 0000201B 00002042  1905      MOVE.L #P_OP_MULS, Arg_AddStrToBuffer_String
00001ED4  4EB8 1D18               1906      JSR PRINT_TO_BUFFER
00001ED8  4E75                    1907      RTS
00001EDA                          1908  ******************************* END OF GROUP C ********************************
00001EDA                          1909  
00001EDA                          1910  ****************************** GROUP D ****************************************
00001EDA                          1911  PRINT_OP_ADD:
00001EDA  23FC 00002025 00002042  1912      MOVE.L #P_OP_ADD, Arg_AddStrToBuffer_String
00001EE4  4EB8 1D18               1913      JSR PRINT_TO_BUFFER
00001EE8  4E75                    1914      RTS
00001EEA                          1915  PRINT_OP_ADDA:
00001EEA  23FC 00002020 00002042  1916      MOVE.L #P_OP_ADDA, Arg_AddStrToBuffer_String
00001EF4  4EB8 1D18               1917      JSR PRINT_TO_BUFFER
00001EF8  4E75                    1918      RTS
00001EFA                          1919  
00001EFA                          1920  ******************************* END OF GROUP D ********************************
00001EFA                          1921  
00001EFA                          1922  ****************************** GROUP E ****************************************
00001EFA                          1923  PRINT_OP_LSL:
00001EFA  23FC 0000202D 00002042  1924      MOVE.L #P_OP_LSL, Arg_AddStrToBuffer_String
00001F04  4EB8 1D18               1925      JSR PRINT_TO_BUFFER
00001F08  4E75                    1926      RTS
00001F0A                          1927  PRINT_OP_LSR:
00001F0A  23FC 00002029 00002042  1928      MOVE.L #P_OP_LSR, Arg_AddStrToBuffer_String
00001F14  4EB8 1D18               1929      JSR PRINT_TO_BUFFER
00001F18  4E75                    1930      RTS
00001F1A                          1931  PRINT_OP_ASR:
00001F1A  23FC 00002031 00002042  1932      MOVE.L #P_OP_ASR, Arg_AddStrToBuffer_String
00001F24  4EB8 1D18               1933      JSR PRINT_TO_BUFFER
00001F28  4E75                    1934      RTS
00001F2A                          1935  PRINT_OP_ASL:
00001F2A  23FC 00002035 00002042  1936      MOVE.L #P_OP_ASL, Arg_AddStrToBuffer_String
00001F34  4EB8 1D18               1937      JSR PRINT_TO_BUFFER
00001F38  4E75                    1938      RTS
00001F3A                          1939  PRINT_OP_ROL:
00001F3A  23FC 0000203D 00002042  1940      MOVE.L #P_OP_ROL, Arg_AddStrToBuffer_String
00001F44  4EB8 1D18               1941      JSR PRINT_TO_BUFFER
00001F48  4E75                    1942      RTS
00001F4A                          1943  PRINT_OP_ROR:
00001F4A  23FC 00002039 00002042  1944      MOVE.L #P_OP_ROR, Arg_AddStrToBuffer_String
00001F54  4EB8 1D18               1945      JSR PRINT_TO_BUFFER
00001F58  4E75                    1946      RTS
00001F5A                          1947  ******************************* END OF GROUP E ********************************
00001F5A                          1948  
00001F5A                          1949  ****************************** GROUP F ****************************************
00001F5A                          1950  * No currently supported OP codes to print here.
00001F5A                          1951  ******************************* END OF GROUP F ********************************
00001F5A                          1952  
00001F5A                          1953  
00001F5A                          1954  
00001F5A                          1955  PRINT_OP:   ;Prints current op code byte
00001F5A                          1956      ;MOVE.W (A4),(A1)       ; NEEDS TO USE G_BUFFER LATER
00001F5A  103C 000D               1957      MOVE.B #13,D0
00001F5E  4E4F                    1958      TRAP #15
00001F60  4E75                    1959      RTS
00001F62                          1960  ******************* END OF PRINTING ROUTINES **********************************
00001F62                          1961  
00001F62                          1962  ******************* END OF JMP LABELS *****************************************
00001F62                          1963  
00001F62                          1964  ******************* DATA CONSTANT PRINTS **************************************
00001F62                          1965  * Formatting is as follows: P_OP_<OPCODE>, where P = Print, OP = Operation,
00001F62                          1966  * <OPCODE> is any valid operand
00001F62                          1967  
00001F62= 44 41 54 41 20 20 ...   1968  P_INVALID_OP    DC.B    'DATA   ',0
00001F6A= 46 6F 75 6E 64 20 ...   1969  OP_FOUND        DC.B    'Found OP',0 ; this should be taken out later
00001F73= 2E 42 20 00             1970  P_SIZE_B        DC.B    '.B ',0
00001F77= 2E 57 20 00             1971  P_SIZE_W        DC.B    '.W ',0
00001F7B= 2E 4C 20 00             1972  P_SIZE_L        DC.B    '.L ',0
00001F7F= 4F 52 49 00             1973  P_OP_ORI        DC.B    'ORI',0
00001F83= 43 4D 50 49 00          1974  P_OP_CMPI       DC.B    'CMPI',0
00001F88= 42 43 4C 52 00          1975  P_OP_STATIC_BCLR     DC.B    'BCLR',0
00001F8D= 42 43 4C 52 00          1976  P_OP_DYNAMIC_BCLR     DC.B    'BCLR',0
00001F92= 4D 4F 56 45 2E 42 ...   1977  P_OP_MOVEB      DC.B    'MOVE.B ',0
00001F9A= 4D 4F 56 45 41 2E ...   1978  P_OP_MOVEA_L    DC.B    'MOVEA.L    ',0 
00001FA6= 4D 4F 56 45 2E 4C ...   1979  P_OP_MOVE_L     DC.B    'MOVE.L ',0
00001FAE= 4D 4F 56 45 41 2E ...   1980  P_OP_MOVEA_W    DC.B    'MOVEA.W    ',0
00001FBA= 4D 4F 56 45 2E 57 ...   1981  P_OP_MOVE_W     DC.B    'MOVE.W ',0
00001FC2= 4D 4F 56 45 4D 2E ...   1982  P_OP_MOVEM_W    DC.B    'MOVEM.W    ',0
00001FCE= 4D 4F 56 45 4D 2E ...   1983  P_OP_MOVEM_L    DC.B    'MOVEM.L    ',0
00001FDA= 4C 45 41 00             1984  P_OP_LEA        DC.B    'LEA',0
00001FDE= 4A 53 52 00             1985  P_OP_JSR        DC.B    'JSR',0
00001FE2= 4E 4F 50 00             1986  P_OP_NOP        DC.B    'NOP',0
00001FE6= 52 54 53 00             1987  P_OP_RTS        DC.B    'RTS',0
00001FEA= 4E 45 47 00             1988  P_OP_NEG        DC.B    'NEG',0
00001FEE= 53 55 42 51 00          1989  P_OP_SUBQ       DC.B    'SUBQ',0
00001FF3= 42 52 41 00             1990  P_OP_BRA        DC.B    'BRA',0
00001FF7= 42 43 53 00             1991  P_OP_BCS        DC.B    'BCS',0
00001FFB= 42 47 45 00             1992  P_OP_BGE        DC.B    'BGE',0
00001FFF= 42 4C 54 00             1993  P_OP_BLT        DC.B    'BLT',0
00002003= 42 56 43 00             1994  P_OP_BVC        DC.B    'BVC',0
00002007= 44 49 56 53 00          1995  P_OP_DIVS       DC.B    'DIVS',0
0000200C= 4F 52 00                1996  P_OP_OR         DC.B    'OR',0
0000200F= 53 55 42 00             1997  P_OP_SUB        DC.B    'SUB',0
00002013= 45 4F 52 00             1998  P_OP_EOR        DC.B    'EOR',0
00002017= 43 4D 50 00             1999  P_OP_CMP        DC.B    'CMP',0
0000201B= 4D 55 4C 53 00          2000  P_OP_MULS       DC.B    'MULS',0
00002020= 41 44 44 41 00          2001  P_OP_ADDA       DC.B    'ADDA',0
00002025= 41 44 44 00             2002  P_OP_ADD        DC.B    'ADD',0
00002029= 4C 53 52 00             2003  P_OP_LSR        DC.B    'LSR',0
0000202D= 4C 53 4C 00             2004  P_OP_LSL        DC.B    'LSL',0
00002031= 41 53 52 00             2005  P_OP_ASR        DC.B    'ASR',0
00002035= 41 53 4C 00             2006  P_OP_ASL        DC.B    'ASL',0
00002039= 52 4F 52 00             2007  P_OP_ROR        DC.B    'ROR',0
0000203D= 52 4F 4C 00             2008  P_OP_ROL        DC.B    'ROL',0
00002041                          2009  ***************** END OF DATA CONSTANT PRINTS ***********************************
00002041                          2010   
00002041                          2011  
00002041                          2012  **
00002041                          2013  * AddStrToBuffer
00002041                          2014  **
00002041                          2015  * Adds the given NULL-terminated string to the specified buffer.
00002041                          2016  *
00002041                          2017  * Default buffer length is 80 characters, but can be modified in the argument
00002041                          2018  * variables.
00002041                          2019  *
00002041                          2020  * If the buffer length is exceeded, either due to lack of a NULL character or
00002041                          2021  * an incorrectly specified length, 1 is returned. Otherwise, 0 is returned to
00002041                          2022  * indicate success.
00002041                          2023  *
00002041                          2024  **
00002041                          2025  * @param Arg_AddStrToBuffer_String              Pointer to string
00002041                          2026  * @param Arg_AddStrToBuffer_Buffer              Pointer to buffer
00002041                          2027  * @param Arg_AddStrToBuffer_BufferLength        Length of buffer (default 80 chars)
00002041                          2028  * @return Ret_AddStrToBuffer_Success            0 if successful, 1 otherwise.
00002041                          2029  * @branch _AddStrToBuffer_FindBufferNullLoop    Loop to find NULL in buffer
00002041                          2030  * @branch _AddStrToBuffer_AddLoop               Loop to add string to buffer
00002041                          2031  * @branch _AddStrToBuffer_Success               Branch when string successfully added
00002041                          2032  * @branch _AddStrToBuffer_StringLengthExceeded  Branch when length exceeded (either string or buffer)
00002041                          2033  * @branch _AddStrToBuffer_End                   End of subroutine
00002041                          2034  **
00002042                          2035  Arg_AddStrToBuffer_String           DS.L    1
00002046                          2036  Arg_AddStrToBuffer_Buffer           DS.L    1
0000204A= 00000050                2037  Arg_AddStrToBuffer_BufferLength     DC.L    80
0000204E                          2038  Ret_AddStrToBuffer_Success          DS.B    1
0000204F                          2039  
00002050                          2040  AddStrToBuffer:                     DS.W    0
00002050  48E7 C0C0               2041      MOVEM.L     D0-D1/A0-A1, -(SP)                  * Backup registers to stack
00002054                          2042  
00002054  2078 2042               2043      MOVE.L      Arg_AddStrToBuffer_String, A0       * Load string pointer
00002058  2278 2046               2044      MOVE.L      Arg_AddStrToBuffer_Buffer, A1       * Load buffer pointer
0000205C  2038 204A               2045      MOVE.L      Arg_AddStrToBuffer_BufferLength, D0 * Load buffer length
00002060  4278 204E               2046      CLR.W       Ret_AddStrToBuffer_Success          * Clear success bit
00002064  4281                    2047      CLR.L       D1                                  * Clear loop counter
00002066                          2048  
00002066                          2049  _AddStrToBuffer_BufferLoop
00002066  0C11 0000               2050      CMPI.B      #0, (A1)                            * If buffer char is NULL
0000206A  6700 000E               2051      BEQ         _AddStrToBuffer_AddLoop             * Start adding string to bufer
0000206E                          2052      
0000206E  B280                    2053      CMP.L       D0, D1                              * If counter >= max length
00002070  6C00 0026               2054      BGE         _AddStrToBuffer_LengthExceeded      * Error, return
00002074                          2055      
00002074  5289                    2056      ADDQ.L      #1, A1                              * Go to next character
00002076  5201                    2057      ADDQ.B      #1, D1                              * Increment counter
00002078  60EC                    2058      BRA         _AddStrToBuffer_BufferLoop          * Loop back
0000207A                          2059      
0000207A                          2060  _AddStrToBuffer_AddLoop
0000207A  0C10 0000               2061      CMPI.B      #0, (A0)                            * If string char is NULL
0000207E  6700 0010               2062      BEQ         _AddStrToBuffer_Success             * String successfully added
00002082                          2063      
00002082  B200                    2064      CMP.B       D0, D1                              * If counter >= max length
00002084  6C00 0012               2065      BGE         _AddStrToBuffer_LengthExceeded      * Error, return
00002088                          2066      
00002088  12D8                    2067      MOVE.B      (A0)+, (A1)+                        * Move string char to buffer char
0000208A  528C                    2068      ADDQ.L      #1, A4
0000208C  5201                    2069      ADDQ.B      #1, D1                              * Increment counter
0000208E  60EA                    2070      BRA         _AddStrToBuffer_AddLoop             * Loop back
00002090                          2071  
00002090                          2072  _AddStrToBuffer_Success
00002090  12BC 0000               2073      MOVE.B      #0, (A1)                            * Add NULL to end of string
00002094  6000 0008               2074      BRA         _AddStrToBuffer_End                 * Finish subroutine
00002098                          2075  
00002098                          2076  _AddStrToBuffer_LengthExceeded
00002098  31FC 0001 204E          2077      MOVE.W      #1, Ret_AddStrToBuffer_Success      * Invalidate success bit
0000209E                          2078  
0000209E                          2079  _AddStrToBuffer_End
0000209E  4CDF 0303               2080      MOVEM.L     (SP)+, D0-D1/A0-A1                  * Restore registers from stack
000020A2  4E75                    2081      RTS                  
000020A4                          2082      
000020A4                          2083      END START                                   ; THIS SHOULD BE REMOVED FOR FULL INTEGRATION

No errors detected
No warnings generated


SYMBOL TABLE INFORMATION
Symbol-name         Value
-------------------------
ADDRESS             1059
ADDSTRTOBUFFER      2050
ARG_ADDSTRTOBUFFER_BUFFER  2046
ARG_ADDSTRTOBUFFER_BUFFERLENGTH  204A
ARG_ADDSTRTOBUFFER_STRING  2042
BIT_CHECK_EXG       1AC4
BIT_CHECK_EXT       16BC
BIT_CHECK_MOVEP     142E
BIT_CHECK_SUBX      19EE
B_BUFFER            1009
CHECK_OP_ABCD       1A9C
CHECK_OP_ADD        1B46
CHECK_OP_ADDA       1B32
CHECK_OP_ADDI       138E
CHECK_OP_ADDQ       1868
CHECK_OP_ADDX       1B1E
CHECK_OP_AND        1AFE
CHECK_OP_ANDI       1366
CHECK_OP_ANDI_TO_CCR  1326
CHECK_OP_ANDI_TO_SR  1336
CHECK_OP_ASL        1CCE
CHECK_OP_ASL_NO_ROT  1C0A
CHECK_OP_ASR        1CB4
CHECK_OP_ASR_NO_ROT  1BF0
CHECK_OP_BCS        18D4
CHECK_OP_BGE        18EE
CHECK_OP_BLT        1908
CHECK_OP_BRA        18BA
CHECK_OP_BSR        18A6
CHECK_OP_BVC        1922
CHECK_OP_CHK        179E
CHECK_OP_CLR        1680
CHECK_OP_CMP        1A64
CHECK_OP_CMPA       1A3C
CHECK_OP_CMPI       1476
CHECK_OP_CMPM       1A28
CHECK_OP_DBCC       1840
CHECK_OP_DIVS       1998
CHECK_OP_DIVU       1970
CHECK_OP_DYNAMIC_BCHG  1406
CHECK_OP_DYNAMIC_BCLR  14AA
CHECK_OP_DYNAMIC_BSET  141A
CHECK_OP_DYNAMIC_BTST  13F2
CHECK_OP_EOR        1A50
CHECK_OP_EORI       13A2
CHECK_OP_EORI_TO_CCR  1346
CHECK_OP_EORI_TO_SR  1356
CHECK_OP_EXG        1AB0
CHECK_OP_EXT        16A8
CHECK_OP_ILLEGAL    15F0
CHECK_OP_JMP        178A
CHECK_OP_JSR        17E2
CHECK_OP_LEA        17C8
CHECK_OP_LINK       174E
CHECK_OP_LSL        1C9A
CHECK_OP_LSL_NO_ROT  1BD6
CHECK_OP_LSR        1C80
CHECK_OP_LSR_NO_ROT  1BBC
CHECK_OP_MOVEA_L    14FE
CHECK_OP_MOVEA_W    1560
CHECK_OP_MOVEM      1816
CHECK_OP_MOVEP      1448
CHECK_OP_MOVEQ      194C
CHECK_OP_MOVE_B     14D4
CHECK_OP_MOVE_FROM_SR  1630
CHECK_OP_MOVE_L     1536
CHECK_OP_MOVE_TO_CCR  1644
CHECK_OP_MOVE_TO_SR  1658
CHECK_OP_MOVE_USP   1776
CHECK_OP_MOVE_W     1598
CHECK_OP_MULS       1AEA
CHECK_OP_MULU       1A88
CHECK_OP_NBCD       16D6
CHECK_OP_NEG        17FC
CHECK_OP_NEGX       166C
CHECK_OP_NOP        15E0
CHECK_OP_NOT        1694
CHECK_OP_OR         19AC
CHECK_OP_ORI        145C
CHECK_OP_ORI_TO_CCR  1306
CHECK_OP_ORI_TO_SR  1316
CHECK_OP_PEA        16FE
CHECK_OP_RESET      15D0
CHECK_OP_ROL        1C66
CHECK_OP_ROL_NO_ROT  1BA2
CHECK_OP_ROR        1C4C
CHECK_OP_ROR_NO_ROT  1B88
CHECK_OP_ROXL       1C38
CHECK_OP_ROXL_NO_ROT  1B74
CHECK_OP_ROXR       1C24
CHECK_OP_ROXR_NO_ROT  1B60
CHECK_OP_RTE        1600
CHECK_OP_RTR        1620
CHECK_OP_RTS        17B2
CHECK_OP_SBCD       1984
CHECK_OP_SCC        1854
CHECK_OP_STATIC_BCHG  13CA
CHECK_OP_STATIC_BCLR  1490
CHECK_OP_STATIC_BSET  13DE
CHECK_OP_STATIC_BTST  13B6
CHECK_OP_STOP       15C0
CHECK_OP_SUB        1A0C
CHECK_OP_SUBA       19C6
CHECK_OP_SUBI       137A
CHECK_OP_SUBQ       187C
CHECK_OP_SUBX       19DA
CHECK_OP_SWAP       16EA
CHECK_OP_TAS        1712
CHECK_OP_TRAP       173A
CHECK_OP_TRAPV      1610
CHECK_OP_TST        1726
CHECK_OP_UNLK       1762
COMMA               1061
CR                  1063
CUR_OP_CODE         4000
C_GROUP_0           1302
C_GROUP_1           14D0
C_GROUP_2           14FA
C_GROUP_3           155C
C_GROUP_4           15BE
C_GROUP_5           183C
C_GROUP_6           18A2
C_GROUP_7           1948
C_GROUP_8           196C
C_GROUP_9           19C2
C_GROUP_A           1A1C
C_GROUP_B           1A24
C_GROUP_C           1A84
C_GROUP_D           1B1A
C_GROUP_E           1B5C
C_GROUP_F           1CF4
DATA                105A
EA_BUFFER           1065
END_ADDRESS         5000
FIND_2_BIT_SIZE_7_TO_6  1222
FIND_3_BIT_REG_TO_EA  1242
FIND_MOVEA_L_DIFFERENCE  1510
FIND_MOVEA_W_DIFF   1572
FIND_TRAILING_BITS_TO_EA  129E
FIRST_3             1004
FOURTH_3            1007
GROUP0_INVALID      14C4
GROUP0_SUCCESS      14CA
GROUP1_INVALID      14EE
GROUP1_SUCCESS      14F4
GROUP2_INVALID      1550
GROUP2_SUCCESS      1556
GROUP3_INVALID      15B2
GROUP3_SUCCESS      15B8
GROUP4_INVALID      1830
GROUP4_SUCCESS      1836
GROUP5_INVALID      1896
GROUP5_SUCCESS      189C
GROUP6_INVALID      193C
GROUP6_SUCCESS      1942
GROUP7_INVALID      1960
GROUP7_SUCCESS      1966
GROUP8_INVALID      19B6
GROUP8_SUCCESS      19BC
GROUP9_INVALID      1A12
GROUP9_SUCCESS      1A16
GROUPB_INVALID      1A78
GROUPB_SUCCESS      1A7E
GROUPC_INVALID      1B0E
GROUPC_SUCCESS      1B14
GROUPD_INVALID      1B50
GROUPD_SUCCESS      1B56
GROUPE_INVALID      1CE8
GROUPE_SUCCESS      1CEE
GROUP_0             10DC
GROUP_1             10EE
GROUP_2             1100
GROUP_3             1112
GROUP_4             1124
GROUP_5             1136
GROUP_6             1148
GROUP_7             115A
GROUP_8             116C
GROUP_9             117E
GROUP_A             1190
GROUP_B             11A2
GROUP_C             11B4
GROUP_D             11C6
GROUP_E             11D8
GROUP_F             11EA
G_BUFFER            4100
HEX_SIGN            105D
IMMDTE_VALU         105E
INVALID_OP          1CFC
IS_VALID            10B5
LF                  1064
LOAD_OP_CODE        10C4
MINUS_SIGN          1060
MNEMONIC            1000
MOVE_AND_MOVEA_PARSE_EA  1258
MOVE_LAST_6_BITS_TO_EA  1200
OP_FOUND            1F6A
OP_JSR_DONE         11F8
OP_JSR_ROUTINE      10D4
OP_SIZE             1008
PARSE_EA_CONSTANT_BITS  12B4
PLUS_SIGN           105F
PRINT_OP            1F5A
PRINT_OP_ADD        1EDA
PRINT_OP_ADDA       1EEA
PRINT_OP_ASL        1F2A
PRINT_OP_ASR        1F1A
PRINT_OP_BCS        1E2A
PRINT_OP_BGE        1E3A
PRINT_OP_BLT        1E4A
PRINT_OP_BRA        1E6A
PRINT_OP_BVC        1E5A
PRINT_OP_CMP        1EBA
PRINT_OP_CMPI       1D3A
PRINT_OP_DIVS       1E7A
PRINT_OP_DYNAMIC_BCLR  1D5A
PRINT_OP_EOR        1EAA
PRINT_OP_JSR        1DBA
PRINT_OP_LEA        1DDA
PRINT_OP_LSL        1EFA
PRINT_OP_LSR        1F0A
PRINT_OP_MOVEA_L    1D7A
PRINT_OP_MOVEA_W    1D9A
PRINT_OP_MOVEB      1D6A
PRINT_OP_MOVEM_L    1E0A
PRINT_OP_MOVEM_W    1DFA
PRINT_OP_MOVE_L     1D8A
PRINT_OP_MOVE_W     1DAA
PRINT_OP_MULS       1ECA
PRINT_OP_NEG        1DEA
PRINT_OP_OR         1E8A
PRINT_OP_ORI        1D2A
PRINT_OP_ROL        1F3A
PRINT_OP_ROR        1F4A
PRINT_OP_RTS        1DCA
PRINT_OP_STATIC_BCLR  1D4A
PRINT_OP_SUB        1E9A
PRINT_OP_SUBQ       1E1A
PRINT_TO_BUFFER     1D18
PTHSIS_CLSD         105C
PTHSIS_OPEN         105B
P_INVALID_OP        1F62
P_OP_ADD            2025
P_OP_ADDA           2020
P_OP_ASL            2035
P_OP_ASR            2031
P_OP_BCS            1FF7
P_OP_BGE            1FFB
P_OP_BLT            1FFF
P_OP_BRA            1FF3
P_OP_BVC            2003
P_OP_CMP            2017
P_OP_CMPI           1F83
P_OP_DIVS           2007
P_OP_DYNAMIC_BCLR   1F8D
P_OP_EOR            2013
P_OP_JSR            1FDE
P_OP_LEA            1FDA
P_OP_LSL            202D
P_OP_LSR            2029
P_OP_MOVEA_L        1F9A
P_OP_MOVEA_W        1FAE
P_OP_MOVEB          1F92
P_OP_MOVEM_L        1FCE
P_OP_MOVEM_W        1FC2
P_OP_MOVE_L         1FA6
P_OP_MOVE_W         1FBA
P_OP_MULS           201B
P_OP_NEG            1FEA
P_OP_NOP            1FE2
P_OP_OR             200C
P_OP_ORI            1F7F
P_OP_ROL            203D
P_OP_ROR            2039
P_OP_RTS            1FE6
P_OP_STATIC_BCLR    1F88
P_OP_SUB            200F
P_OP_SUBQ           1FEE
P_SIZE_B            1F73
P_SIZE_L            1F7B
P_SIZE_W            1F77
READ_NEXT_INSTRUCTION  1D14
RET_ADDSTRTOBUFFER_SUCCESS  204E
SECOND_3            1005
SPACE               1062
START               10B6
START_ADDRESS       4000
THIRD_3             1006
TRAILING_SIZE       1002
_ADDSTRTOBUFFER_ADDLOOP  207A
_ADDSTRTOBUFFER_BUFFERLOOP  2066
_ADDSTRTOBUFFER_END  209E
_ADDSTRTOBUFFER_LENGTHEXCEEDED  2098
_ADDSTRTOBUFFER_SUCCESS  2090
