Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: privatekeyGen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "privatekeyGen.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "privatekeyGen"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : privatekeyGen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/privatekeyGen.v" into library work
Parsing module <privatekeyGen>.
INFO:HDLCompiler:693 - "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/privatekeyGen.v" Line 32. parameter declaration becomes local in privatekeyGen with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/privatekeyGen.v" Line 33. parameter declaration becomes local in privatekeyGen with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/privatekeyGen.v" Line 34. parameter declaration becomes local in privatekeyGen with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/privatekeyGen.v" Line 35. parameter declaration becomes local in privatekeyGen with formal parameter declaration list

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <privatekeyGen>.
WARNING:HDLCompiler:413 - "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/privatekeyGen.v" Line 45: Result of 13-bit expression is truncated to fit in 12-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <privatekeyGen>.
    Related source file is "/home/ise/XIlinxShare/Public-Key Decryption/PublicKeyDecryption/privatekeyGen.v".
        INPUTSIZE = 12
    Found 12-bit register for signal <mod>.
    Found 2-bit register for signal <state>.
    Found 25-bit register for signal <ed>.
    Found 12-bit register for signal <tempD>.
    Found 12-bit register for signal <d>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <tempD[11]_GND_1_o_add_2_OUT> created at line 45.
    Found 12x12-bit multiplier for signal <e[11]_tempD[11]_MuLt_5_OUT> created at line 50.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <privatekeyGen> synthesized.

Synthesizing Unit <mod_25u_12u>.
    Related source file is "".
    Found 37-bit adder for signal <n1669> created at line 0.
    Found 37-bit adder for signal <GND_3_o_b[11]_add_1_OUT> created at line 0.
    Found 36-bit adder for signal <n1673> created at line 0.
    Found 36-bit adder for signal <GND_3_o_b[11]_add_3_OUT> created at line 0.
    Found 35-bit adder for signal <n1677> created at line 0.
    Found 35-bit adder for signal <GND_3_o_b[11]_add_5_OUT> created at line 0.
    Found 34-bit adder for signal <n1681> created at line 0.
    Found 34-bit adder for signal <GND_3_o_b[11]_add_7_OUT> created at line 0.
    Found 33-bit adder for signal <n1685> created at line 0.
    Found 33-bit adder for signal <GND_3_o_b[11]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n1689> created at line 0.
    Found 32-bit adder for signal <GND_3_o_b[11]_add_11_OUT> created at line 0.
    Found 31-bit adder for signal <n1693> created at line 0.
    Found 31-bit adder for signal <GND_3_o_b[11]_add_13_OUT> created at line 0.
    Found 30-bit adder for signal <n1697> created at line 0.
    Found 30-bit adder for signal <GND_3_o_b[11]_add_15_OUT> created at line 0.
    Found 29-bit adder for signal <n1701> created at line 0.
    Found 29-bit adder for signal <GND_3_o_b[11]_add_17_OUT> created at line 0.
    Found 28-bit adder for signal <n1705> created at line 0.
    Found 28-bit adder for signal <GND_3_o_b[11]_add_19_OUT> created at line 0.
    Found 27-bit adder for signal <n1709> created at line 0.
    Found 27-bit adder for signal <GND_3_o_b[11]_add_21_OUT> created at line 0.
    Found 26-bit adder for signal <n1713> created at line 0.
    Found 26-bit adder for signal <GND_3_o_b[11]_add_23_OUT> created at line 0.
    Found 25-bit adder for signal <n1717> created at line 0.
    Found 25-bit adder for signal <a[24]_b[11]_add_25_OUT> created at line 0.
    Found 25-bit adder for signal <n1721> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_27_OUT> created at line 0.
    Found 25-bit adder for signal <n1725> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_29_OUT> created at line 0.
    Found 25-bit adder for signal <n1729> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_31_OUT> created at line 0.
    Found 25-bit adder for signal <n1733> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_33_OUT> created at line 0.
    Found 25-bit adder for signal <n1737> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_35_OUT> created at line 0.
    Found 25-bit adder for signal <n1741> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_37_OUT> created at line 0.
    Found 25-bit adder for signal <n1745> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_39_OUT> created at line 0.
    Found 25-bit adder for signal <n1749> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_41_OUT> created at line 0.
    Found 25-bit adder for signal <n1753> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_43_OUT> created at line 0.
    Found 25-bit adder for signal <n1757> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_45_OUT> created at line 0.
    Found 25-bit adder for signal <n1761> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_47_OUT> created at line 0.
    Found 25-bit adder for signal <n1765> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_49_OUT> created at line 0.
    Found 25-bit adder for signal <n1769> created at line 0.
    Found 25-bit adder for signal <a[24]_GND_3_o_add_51_OUT> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0026> created at line 0
    Summary:
	inferred  52 Adder/Subtractor(s).
	inferred  26 Comparator(s).
	inferred 626 Multiplexer(s).
Unit <mod_25u_12u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 12x12-bit multiplier                                  : 1
# Adders/Subtractors                                   : 53
 12-bit adder                                          : 1
 25-bit adder                                          : 28
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
# Registers                                            : 4
 12-bit register                                       : 3
 25-bit register                                       : 1
# Comparators                                          : 26
 25-bit comparator lessequal                           : 14
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
# Multiplexers                                         : 626
 1-bit 2-to-1 multiplexer                              : 625
 12-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <ed_24> has a constant value of 0 in block <privatekeyGen>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <privatekeyGen>.
The following registers are absorbed into counter <tempD>: 1 register on signal <tempD>.
	Found pipelined multiplier on signal <e[11]_tempD[11]_MuLt_5_OUT>:INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_e[11]_tempD[11]_MuLt_5_OUT by adding 2 register level(s).
Unit <privatekeyGen> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 12x12-bit multiplier                                  : 1
# Adders/Subtractors                                   : 26
 12-bit adder carry in                                 : 1
 25-bit adder carry in                                 : 25
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 26
 25-bit comparator lessequal                           : 14
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
# Multiplexers                                         : 626
 1-bit 2-to-1 multiplexer                              : 625
 12-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ed_24> has a constant value of 0 in block <privatekeyGen>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <privatekeyGen> ...

Optimizing unit <mod_25u_12u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block privatekeyGen, actual ratio is 17.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : privatekeyGen.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1705
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 11
#      LUT2                        : 14
#      LUT3                        : 145
#      LUT4                        : 209
#      LUT5                        : 351
#      LUT6                        : 242
#      MUXCY                       : 420
#      VCC                         : 1
#      XORCY                       : 309
# FlipFlops/Latches                : 38
#      FD                          : 2
#      FDE                         : 36
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 24
#      OBUF                        : 13
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  11440     0%  
 Number of Slice LUTs:                  974  out of   5720    17%  
    Number used as Logic:               974  out of   5720    17%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    994
   Number with an unused Flip Flop:     956  out of    994    96%  
   Number with an unused LUT:            20  out of    994     2%  
   Number of fully used LUT-FF pairs:    18  out of    994     1%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    102    37%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 39    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 72.537ns (Maximum Frequency: 13.786MHz)
   Minimum input arrival time before clock: 76.973ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 72.537ns (frequency: 13.786MHz)
  Total number of paths / destination ports: 31766427393468469871221809709318144 / 87
-------------------------------------------------------------------------
Delay:               72.537ns (Levels of Logic = 133)
  Source:            Mmult_e[11]_tempD[11]_MuLt_5_OUT (DSP)
  Destination:       mod_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mmult_e[11]_tempD[11]_MuLt_5_OUT to mod_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->M21     20   1.227   1.093  Mmult_e[11]_tempD[11]_MuLt_5_OUT (ed<21>)
     LUT6:I5->O            2   0.205   0.721  ed[24]_totient[11]_mod_6/BUS_0005_INV_148_o1_SW1 (N39)
     LUT5:I3->O            1   0.203   0.684  ed[24]_totient[11]_mod_6/BUS_0005_INV_148_o1_SW3 (N99)
     LUT6:I4->O            4   0.203   0.684  ed[24]_totient[11]_mod_6/BUS_0005_INV_148_o21 (ed[24]_totient[11]_mod_6/BUS_0005_INV_148_o)
     LUT6:I5->O           14   0.205   0.958  ed[24]_totient[11]_mod_6/Mmux_a[23]_GND_3_o_MUX_341_o1 (ed[24]_totient[11]_mod_6/a[23]_GND_3_o_MUX_341_o)
     LUT6:I5->O           14   0.205   0.958  ed[24]_totient[11]_mod_6/BUS_0006_INV_182_o2 (ed[24]_totient[11]_mod_6/BUS_0006_INV_182_o)
     LUT6:I5->O            8   0.205   1.031  ed[24]_totient[11]_mod_6/BUS_0007_INV_215_o1 (ed[24]_totient[11]_mod_6/BUS_0007_INV_215_o1)
     LUT6:I3->O           13   0.205   0.933  ed[24]_totient[11]_mod_6/BUS_0007_INV_215_o24 (ed[24]_totient[11]_mod_6/BUS_0007_INV_215_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[20]_GND_3_o_MUX_470_o11 (ed[24]_totient[11]_mod_6/a[20]_GND_3_o_MUX_470_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<3>)
     MUXCY:CI->O          28   0.213   1.235  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<4> (ed[24]_totient[11]_mod_6/BUS_0008_INV_247_o)
     LUT3:I2->O            3   0.205   0.898  ed[24]_totient[11]_mod_6/Mmux_a[18]_GND_3_o_MUX_532_o11 (ed[24]_totient[11]_mod_6/a[18]_GND_3_o_MUX_532_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<3>)
     MUXCY:CI->O          25   0.213   1.193  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<4> (ed[24]_totient[11]_mod_6/BUS_0009_INV_278_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[18]_GND_3_o_MUX_590_o11 (ed[24]_totient[11]_mod_6/a[18]_GND_3_o_MUX_590_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<3>)
     MUXCY:CI->O          36   0.213   1.349  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<4> (ed[24]_totient[11]_mod_6/BUS_0010_INV_308_o)
     LUT3:I2->O            3   0.205   0.898  ed[24]_totient[11]_mod_6/Mmux_a[16]_GND_3_o_MUX_648_o11 (ed[24]_totient[11]_mod_6/a[16]_GND_3_o_MUX_648_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<4>)
     MUXCY:CI->O          31   0.213   1.278  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<5> (ed[24]_totient[11]_mod_6/BUS_0011_INV_337_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[16]_GND_3_o_MUX_702_o11 (ed[24]_totient[11]_mod_6/a[16]_GND_3_o_MUX_702_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<4>)
     MUXCY:CI->O          44   0.213   1.463  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<5> (ed[24]_totient[11]_mod_6/BUS_0012_INV_365_o)
     LUT3:I2->O            3   0.205   0.898  ed[24]_totient[11]_mod_6/Mmux_a[14]_GND_3_o_MUX_756_o11 (ed[24]_totient[11]_mod_6/a[14]_GND_3_o_MUX_756_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<4>)
     MUXCY:CI->O          38   0.213   1.377  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<5> (ed[24]_totient[11]_mod_6/BUS_0013_INV_392_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[23]_a[24]_MUX_797_o11 (ed[24]_totient[11]_mod_6/a[23]_a[24]_MUX_797_o)
     LUT5:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0014_INV_418_o_lutdi5 (ed[24]_totient[11]_mod_6/Mcompar_BUS_0014_INV_418_o_lutdi5)
     MUXCY:DI->O          53   0.339   1.568  ed[24]_totient[11]_mod_6/Mcompar_BUS_0014_INV_418_o_cy<5> (ed[24]_totient[11]_mod_6/BUS_0014_INV_418_o)
     LUT3:I2->O            3   0.205   0.995  ed[24]_totient[11]_mod_6/Mmux_a[22]_a[24]_MUX_823_o11 (ed[24]_totient[11]_mod_6/a[22]_a[24]_MUX_823_o)
     LUT5:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_lutdi5 (ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_cy<5>)
     MUXCY:CI->O          43   0.213   1.449  ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0015_INV_444_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[21]_a[24]_MUX_849_o11 (ed[24]_totient[11]_mod_6/a[21]_a[24]_MUX_849_o)
     LUT5:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_lutdi5 (ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_cy<5>)
     MUXCY:CI->O          59   0.213   1.607  ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0016_INV_470_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_895_o121 (ed[24]_totient[11]_mod_6/a[11]_a[24]_MUX_884_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<5>)
     MUXCY:CI->O          51   0.213   1.555  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0017_INV_496_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[19]_a[24]_MUX_901_o11 (ed[24]_totient[11]_mod_6/a[19]_a[24]_MUX_901_o)
     LUT5:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_lutdi5 (ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_cy<5>)
     MUXCY:CI->O          66   0.213   1.654  ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0018_INV_522_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_945_o1111 (ed[24]_totient[11]_mod_6/a[9]_a[24]_MUX_936_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<5>)
     MUXCY:CI->O          60   0.213   1.614  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0019_INV_548_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[19]_a[24]_MUX_951_o11 (ed[24]_totient[11]_mod_6/a[19]_a[24]_MUX_951_o)
     LUT5:I0->O            1   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_lut<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_cy<6>)
     MUXCY:CI->O          71   0.213   1.687  ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0020_INV_574_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_995_o191 (ed[24]_totient[11]_mod_6/a[7]_a[24]_MUX_988_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<6>)
     MUXCY:CI->O          67   0.213   1.660  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0021_INV_600_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[17]_a[24]_MUX_1003_o11 (ed[24]_totient[11]_mod_6/a[17]_a[24]_MUX_1003_o)
     LUT5:I0->O            1   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_lut<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_cy<6>)
     MUXCY:CI->O          77   0.213   1.726  ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0022_INV_626_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_1045_o171 (ed[24]_totient[11]_mod_6/a[5]_a[24]_MUX_1040_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<6>)
     MUXCY:CI->O          89   0.213   1.805  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0023_INV_652_o)
     LUT3:I2->O            4   0.205   0.931  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_1070_o151 (ed[24]_totient[11]_mod_6/a[3]_a[24]_MUX_1067_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<6>)
     MUXCY:CI->O          80   0.213   1.746  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0024_INV_678_o)
     LUT3:I2->O            3   0.205   0.898  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_1095_o141 (ed[24]_totient[11]_mod_6/a[2]_a[24]_MUX_1093_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<7> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<7>)
     MUXCY:CI->O          46   0.213   1.491  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<8> (ed[24]_totient[11]_mod_6/BUS_0025_INV_704_o)
     LUT5:I4->O            2   0.205   0.961  ed[24]_totient[11]_mod_6/Mmux_a[13]_a[24]_MUX_1107_o11 (ed[24]_totient[11]_mod_6/a[13]_a[24]_MUX_1107_o)
     LUT5:I0->O            1   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_lut<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<7> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<7>)
     MUXCY:CI->O          12   0.213   0.909  ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<8> (ed[24]_totient[11]_mod_6/BUS_0026_INV_730_o)
     LUT3:I2->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mmux_o13 (ed[24]_totient[11]_mod_6_OUT<0>)
     FDE:D                     0.102          mod_0
    ----------------------------------------
    Total                     72.537ns (18.734ns logic, 53.803ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 257867919665784899030790537075490816 / 24
-------------------------------------------------------------------------
Offset:              76.973ns (Levels of Logic = 136)
  Source:            totient<4> (PAD)
  Destination:       mod_0 (FF)
  Destination Clock: clk rising

  Data Path: totient<4> to mod_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.222   2.070  totient_4_IBUF (totient_4_IBUF)
     LUT5:I0->O           21   0.203   1.218  ed[24]_totient[11]_mod_6/BUS_0003_INV_77_o111 (ed[24]_totient[11]_mod_6/BUS_0003_INV_77_o11)
     LUT6:I4->O            5   0.203   1.059  ed[24]_totient[11]_mod_6/BUS_0004_INV_113_o2_SW0_SW0 (N61)
     LUT6:I1->O            1   0.203   0.924  ed[24]_totient[11]_mod_6/Mmux_a[23]_GND_3_o_MUX_275_o11_SW1 (N93)
     LUT6:I1->O            6   0.203   0.973  ed[24]_totient[11]_mod_6/Mmux_a[23]_GND_3_o_MUX_275_o11 (ed[24]_totient[11]_mod_6/a[23]_GND_3_o_MUX_275_o)
     LUT6:I3->O            6   0.205   0.849  ed[24]_totient[11]_mod_6/Madd_GND_3_o_b[11]_add_9_OUT_Madd_Madd_cy<23>11 (ed[24]_totient[11]_mod_6/Madd_GND_3_o_b[11]_add_9_OUT_Madd_Madd_cy<23>)
     LUT6:I4->O           10   0.203   1.085  ed[24]_totient[11]_mod_6/Mmux_a[24]_GND_3_o_MUX_340_o11 (ed[24]_totient[11]_mod_6/a[24]_GND_3_o_MUX_340_o)
     LUT6:I3->O           14   0.205   0.958  ed[24]_totient[11]_mod_6/BUS_0006_INV_182_o2 (ed[24]_totient[11]_mod_6/BUS_0006_INV_182_o)
     LUT6:I5->O            8   0.205   1.031  ed[24]_totient[11]_mod_6/BUS_0007_INV_215_o1 (ed[24]_totient[11]_mod_6/BUS_0007_INV_215_o1)
     LUT6:I3->O           13   0.205   0.933  ed[24]_totient[11]_mod_6/BUS_0007_INV_215_o24 (ed[24]_totient[11]_mod_6/BUS_0007_INV_215_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[20]_GND_3_o_MUX_470_o11 (ed[24]_totient[11]_mod_6/a[20]_GND_3_o_MUX_470_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<3>)
     MUXCY:CI->O          28   0.213   1.235  ed[24]_totient[11]_mod_6/Mcompar_BUS_0008_INV_247_o_cy<4> (ed[24]_totient[11]_mod_6/BUS_0008_INV_247_o)
     LUT3:I2->O            3   0.205   0.898  ed[24]_totient[11]_mod_6/Mmux_a[18]_GND_3_o_MUX_532_o11 (ed[24]_totient[11]_mod_6/a[18]_GND_3_o_MUX_532_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<3>)
     MUXCY:CI->O          25   0.213   1.193  ed[24]_totient[11]_mod_6/Mcompar_BUS_0009_INV_278_o_cy<4> (ed[24]_totient[11]_mod_6/BUS_0009_INV_278_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[18]_GND_3_o_MUX_590_o11 (ed[24]_totient[11]_mod_6/a[18]_GND_3_o_MUX_590_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<3>)
     MUXCY:CI->O          36   0.213   1.349  ed[24]_totient[11]_mod_6/Mcompar_BUS_0010_INV_308_o_cy<4> (ed[24]_totient[11]_mod_6/BUS_0010_INV_308_o)
     LUT3:I2->O            3   0.205   0.898  ed[24]_totient[11]_mod_6/Mmux_a[16]_GND_3_o_MUX_648_o11 (ed[24]_totient[11]_mod_6/a[16]_GND_3_o_MUX_648_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<4>)
     MUXCY:CI->O          31   0.213   1.278  ed[24]_totient[11]_mod_6/Mcompar_BUS_0011_INV_337_o_cy<5> (ed[24]_totient[11]_mod_6/BUS_0011_INV_337_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[16]_GND_3_o_MUX_702_o11 (ed[24]_totient[11]_mod_6/a[16]_GND_3_o_MUX_702_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<4>)
     MUXCY:CI->O          44   0.213   1.463  ed[24]_totient[11]_mod_6/Mcompar_BUS_0012_INV_365_o_cy<5> (ed[24]_totient[11]_mod_6/BUS_0012_INV_365_o)
     LUT3:I2->O            3   0.205   0.898  ed[24]_totient[11]_mod_6/Mmux_a[14]_GND_3_o_MUX_756_o11 (ed[24]_totient[11]_mod_6/a[14]_GND_3_o_MUX_756_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<4>)
     MUXCY:CI->O          38   0.213   1.377  ed[24]_totient[11]_mod_6/Mcompar_BUS_0013_INV_392_o_cy<5> (ed[24]_totient[11]_mod_6/BUS_0013_INV_392_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[23]_a[24]_MUX_797_o11 (ed[24]_totient[11]_mod_6/a[23]_a[24]_MUX_797_o)
     LUT5:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0014_INV_418_o_lutdi5 (ed[24]_totient[11]_mod_6/Mcompar_BUS_0014_INV_418_o_lutdi5)
     MUXCY:DI->O          53   0.339   1.568  ed[24]_totient[11]_mod_6/Mcompar_BUS_0014_INV_418_o_cy<5> (ed[24]_totient[11]_mod_6/BUS_0014_INV_418_o)
     LUT3:I2->O            3   0.205   0.995  ed[24]_totient[11]_mod_6/Mmux_a[22]_a[24]_MUX_823_o11 (ed[24]_totient[11]_mod_6/a[22]_a[24]_MUX_823_o)
     LUT5:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_lutdi5 (ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_cy<5>)
     MUXCY:CI->O          43   0.213   1.449  ed[24]_totient[11]_mod_6/Mcompar_BUS_0015_INV_444_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0015_INV_444_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[21]_a[24]_MUX_849_o11 (ed[24]_totient[11]_mod_6/a[21]_a[24]_MUX_849_o)
     LUT5:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_lutdi5 (ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_cy<5>)
     MUXCY:CI->O          59   0.213   1.607  ed[24]_totient[11]_mod_6/Mcompar_BUS_0016_INV_470_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0016_INV_470_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_895_o121 (ed[24]_totient[11]_mod_6/a[11]_a[24]_MUX_884_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<5>)
     MUXCY:CI->O          51   0.213   1.555  ed[24]_totient[11]_mod_6/Mcompar_BUS_0017_INV_496_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0017_INV_496_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[19]_a[24]_MUX_901_o11 (ed[24]_totient[11]_mod_6/a[19]_a[24]_MUX_901_o)
     LUT5:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_lutdi5 (ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_cy<5>)
     MUXCY:CI->O          66   0.213   1.654  ed[24]_totient[11]_mod_6/Mcompar_BUS_0018_INV_522_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0018_INV_522_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_945_o1111 (ed[24]_totient[11]_mod_6/a[9]_a[24]_MUX_936_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<5>)
     MUXCY:CI->O          60   0.213   1.614  ed[24]_totient[11]_mod_6/Mcompar_BUS_0019_INV_548_o_cy<6> (ed[24]_totient[11]_mod_6/BUS_0019_INV_548_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[19]_a[24]_MUX_951_o11 (ed[24]_totient[11]_mod_6/a[19]_a[24]_MUX_951_o)
     LUT5:I0->O            1   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_lut<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_cy<6>)
     MUXCY:CI->O          71   0.213   1.687  ed[24]_totient[11]_mod_6/Mcompar_BUS_0020_INV_574_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0020_INV_574_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_995_o191 (ed[24]_totient[11]_mod_6/a[7]_a[24]_MUX_988_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<6>)
     MUXCY:CI->O          67   0.213   1.660  ed[24]_totient[11]_mod_6/Mcompar_BUS_0021_INV_600_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0021_INV_600_o)
     LUT5:I4->O            5   0.205   1.059  ed[24]_totient[11]_mod_6/Mmux_a[17]_a[24]_MUX_1003_o11 (ed[24]_totient[11]_mod_6/a[17]_a[24]_MUX_1003_o)
     LUT5:I0->O            1   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_lut<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_cy<6>)
     MUXCY:CI->O          77   0.213   1.726  ed[24]_totient[11]_mod_6/Mcompar_BUS_0022_INV_626_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0022_INV_626_o)
     LUT5:I4->O            5   0.205   0.943  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_1045_o171 (ed[24]_totient[11]_mod_6/a[5]_a[24]_MUX_1040_o)
     LUT4:I1->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_lut<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<6>)
     MUXCY:CI->O          89   0.213   1.805  ed[24]_totient[11]_mod_6/Mcompar_BUS_0023_INV_652_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0023_INV_652_o)
     LUT3:I2->O            4   0.205   0.931  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_1070_o151 (ed[24]_totient[11]_mod_6/a[3]_a[24]_MUX_1067_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<6>)
     MUXCY:CI->O          80   0.213   1.746  ed[24]_totient[11]_mod_6/Mcompar_BUS_0024_INV_678_o_cy<7> (ed[24]_totient[11]_mod_6/BUS_0024_INV_678_o)
     LUT3:I2->O            3   0.205   0.898  ed[24]_totient[11]_mod_6/Mmux_a[0]_a[24]_MUX_1095_o141 (ed[24]_totient[11]_mod_6/a[2]_a[24]_MUX_1093_o)
     LUT4:I0->O            0   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_lutdi (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<0> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<1> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<2> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<3> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<4> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<5> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<7> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<7>)
     MUXCY:CI->O          46   0.213   1.491  ed[24]_totient[11]_mod_6/Mcompar_BUS_0025_INV_704_o_cy<8> (ed[24]_totient[11]_mod_6/BUS_0025_INV_704_o)
     LUT5:I4->O            2   0.205   0.961  ed[24]_totient[11]_mod_6/Mmux_a[13]_a[24]_MUX_1107_o11 (ed[24]_totient[11]_mod_6/a[13]_a[24]_MUX_1107_o)
     LUT5:I0->O            1   0.203   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_lut<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<6> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<7> (ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<7>)
     MUXCY:CI->O          12   0.213   0.909  ed[24]_totient[11]_mod_6/Mcompar_BUS_0026_INV_730_o_cy<8> (ed[24]_totient[11]_mod_6/BUS_0026_INV_730_o)
     LUT3:I2->O            1   0.205   0.000  ed[24]_totient[11]_mod_6/Mmux_o13 (ed[24]_totient[11]_mod_6_OUT<0>)
     FDE:D                     0.102          mod_0
    ----------------------------------------
    Total                     76.973ns (19.133ns logic, 57.840ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            d_11 (FF)
  Destination:       d<11> (PAD)
  Source Clock:      clk rising

  Data Path: d_11 to d<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  d_11 (d_11)
     OBUF:I->O                 2.571          d_11_OBUF (d<11>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   72.537|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 15.61 secs
 
--> 


Total memory usage is 490660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

