

================================================================
== Vitis HLS Report for 'inner_layer_2_Pipeline_WEIGHTS_LOOP_2'
================================================================
* Date:           Mon Oct 28 19:19:46 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   262142|  20.000 ns|  2.621 ms|    2|  262142|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_2  |        0|   262140|         5|          4|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 8 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln107_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln107_1"   --->   Operation 10 'read' 'zext_ln107_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln104_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln104"   --->   Operation 11 'read' 'zext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln107_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln107"   --->   Operation 12 'read' 'zext_ln107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln107_1_cast = zext i14 %zext_ln107_1_read"   --->   Operation 13 'zext' 'zext_ln107_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln104_cast = sext i7 %zext_ln104_read"   --->   Operation 14 'sext' 'zext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln104_cast_cast = zext i8 %zext_ln104_cast"   --->   Operation 15 'zext' 'zext_ln104_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln107_cast = zext i14 %zext_ln107_read"   --->   Operation 16 'zext' 'zext_ln107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln107_cast, i64 %weight_index"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%weight_index_4 = load i64 %weight_index" [src/RNI.cpp:109]   --->   Operation 19 'load' 'weight_index_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln104_cast_cast"   --->   Operation 20 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.52ns)   --->   "%icmp_ln107 = icmp_slt  i64 %weight_index_4, i64 %zext_ln107_1_cast" [src/RNI.cpp:107]   --->   Operation 22 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc39.loopexit.exitStub, void %for.body13.split" [src/RNI.cpp:107]   --->   Operation 23 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109)   --->   "%trunc_ln109 = trunc i64 %weight_index_4" [src/RNI.cpp:109]   --->   Operation 24 'trunc' 'trunc_ln109' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln109)   --->   "%xor_ln109 = xor i8 %trunc_ln109, i8 128" [src/RNI.cpp:109]   --->   Operation 25 'xor' 'xor_ln109' <Predicate = (icmp_ln107)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln109 = sub i8 %xor_ln109, i8 %trunc_ln_read" [src/RNI.cpp:109]   --->   Operation 26 'sub' 'sub_ln109' <Predicate = (icmp_ln107)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i8 %sub_ln109" [src/RNI.cpp:109]   --->   Operation 27 'zext' 'zext_ln109' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln109" [src/RNI.cpp:109]   --->   Operation 28 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:109]   --->   Operation 29 'load' 'neuron_state' <Predicate = (icmp_ln107)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:109]   --->   Operation 30 'load' 'neuron_state' <Predicate = (icmp_ln107)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>
ST_3 : Operation 31 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:111]   --->   Operation 31 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_4" [src/RNI.cpp:111]   --->   Operation 32 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln107 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:111]   --->   Operation 33 'load' 'WEIGHTS_load' <Predicate = (icmp_ln107 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_3 : Operation 34 [1/1] (3.52ns)   --->   "%add_ln107 = add i64 %weight_index_4, i64 1" [src/RNI.cpp:107]   --->   Operation 34 'add' 'add_ln107' <Predicate = (icmp_ln107)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln107 = store i64 %add_ln107, i64 %weight_index" [src/RNI.cpp:107]   --->   Operation 35 'store' 'store_ln107' <Predicate = (icmp_ln107)> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.body13" [src/RNI.cpp:107]   --->   Operation 36 'br' 'br_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.33>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:107]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/RNI.cpp:107]   --->   Operation 38 'specloopname' 'specloopname_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:111]   --->   Operation 39 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_4 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln110 = br i1 %neuron_state, void %if.end, void %if.then" [src/RNI.cpp:110]   --->   Operation 40 'br' 'br_ln110' <Predicate = (icmp_ln107)> <Delay = 1.58>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:111]   --->   Operation 41 'load' 'WEIGHTS_load' <Predicate = (icmp_ln107 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i8 %WEIGHTS_load" [src/RNI.cpp:111]   --->   Operation 42 'sext' 'sext_ln111' <Predicate = (icmp_ln107 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.07ns)   --->   "%add_ln111 = add i16 %NEURONS_MEMBRANE_load, i16 %sext_ln111" [src/RNI.cpp:111]   --->   Operation 43 'add' 'add_ln111' <Predicate = (icmp_ln107 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln111 = br void %if.end" [src/RNI.cpp:111]   --->   Operation 44 'br' 'br_ln111' <Predicate = (icmp_ln107 & neuron_state)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln111 = store i16 %add_ln111, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:111]   --->   Operation 45 'store' 'store_ln111' <Predicate = (icmp_ln107 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%empty = phi i16 %add_ln111, void %if.then, i16 %NEURONS_MEMBRANE_load, void %for.body13.split" [src/RNI.cpp:111]   --->   Operation 46 'phi' 'empty' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %empty, i32 15" [src/RNI.cpp:112]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %tmp, void %for.inc, void %if.then31" [src/RNI.cpp:112]   --->   Operation 48 'br' 'br_ln112' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln113 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:113]   --->   Operation 49 'store' 'store_ln113' <Predicate = (tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc" [src/RNI.cpp:113]   --->   Operation 50 'br' 'br_ln113' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln107]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln104]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln107_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_index            (alloca           ) [ 0111000]
trunc_ln_read           (read             ) [ 0010000]
zext_ln107_1_read       (read             ) [ 0000000]
zext_ln104_read         (read             ) [ 0000000]
zext_ln107_read         (read             ) [ 0000000]
zext_ln107_1_cast       (zext             ) [ 0010000]
zext_ln104_cast         (sext             ) [ 0000000]
zext_ln104_cast_cast    (zext             ) [ 0010000]
zext_ln107_cast         (zext             ) [ 0000000]
store_ln0               (store            ) [ 0000000]
br_ln0                  (br               ) [ 0000000]
weight_index_4          (load             ) [ 0001000]
NEURONS_MEMBRANE_addr   (getelementptr    ) [ 0111111]
specpipeline_ln0        (specpipeline     ) [ 0000000]
icmp_ln107              (icmp             ) [ 0111111]
br_ln107                (br               ) [ 0000000]
trunc_ln109             (trunc            ) [ 0000000]
xor_ln109               (xor              ) [ 0000000]
sub_ln109               (sub              ) [ 0000000]
zext_ln109              (zext             ) [ 0000000]
NEURONS_STATE_addr      (getelementptr    ) [ 0001000]
neuron_state            (load             ) [ 0111111]
WEIGHTS_addr            (getelementptr    ) [ 0000100]
add_ln107               (add              ) [ 0000000]
store_ln107             (store            ) [ 0000000]
br_ln107                (br               ) [ 0000000]
speclooptripcount_ln107 (speclooptripcount) [ 0000000]
specloopname_ln107      (specloopname     ) [ 0000000]
NEURONS_MEMBRANE_load   (load             ) [ 0100110]
br_ln110                (br               ) [ 0100110]
WEIGHTS_load            (load             ) [ 0000000]
sext_ln111              (sext             ) [ 0000000]
add_ln111               (add              ) [ 0100110]
br_ln111                (br               ) [ 0100110]
store_ln111             (store            ) [ 0000000]
empty                   (phi              ) [ 0100010]
tmp                     (bitselect        ) [ 0010001]
br_ln112                (br               ) [ 0000000]
store_ln113             (store            ) [ 0000000]
br_ln113                (br               ) [ 0000000]
ret_ln0                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln107">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln104">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln107_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHTS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="weight_index_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="trunc_ln_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln107_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="14" slack="0"/>
<pin id="65" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln107_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln104_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="7" slack="0"/>
<pin id="71" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln104_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln107_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="0"/>
<pin id="77" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln107_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="1"/>
<pin id="84" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="NEURONS_STATE_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_state/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="1"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/3 store_ln111/5 store_ln113/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="WEIGHTS_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="64" slack="1"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="empty_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="121" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="16" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln107_1_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1_cast/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln104_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="zext_ln104_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln104_cast_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_cast_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln107_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_cast/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="weight_index_4_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_4/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln107_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="14" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln109_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="xor_ln109_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln109/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sub_ln109_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="1"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln109/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln109_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln107_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln107_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="2"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln111_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln111_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="weight_index_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="212" class="1005" name="trunc_ln_read_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="217" class="1005" name="zext_ln107_1_cast_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln107_1_cast "/>
</bind>
</comp>

<comp id="222" class="1005" name="zext_ln104_cast_cast_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="1"/>
<pin id="224" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln104_cast_cast "/>
</bind>
</comp>

<comp id="227" class="1005" name="weight_index_4_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_index_4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="NEURONS_MEMBRANE_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="icmp_ln107_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="242" class="1005" name="NEURONS_STATE_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="neuron_state_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="neuron_state "/>
</bind>
</comp>

<comp id="251" class="1005" name="WEIGHTS_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="14" slack="1"/>
<pin id="253" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="256" class="1005" name="NEURONS_MEMBRANE_load_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="1"/>
<pin id="258" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

<comp id="261" class="1005" name="add_ln111_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="1"/>
<pin id="263" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="131"><net_src comp="62" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="68" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="74" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="149" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="112" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="100" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="122" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="52" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="215"><net_src comp="56" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="220"><net_src comp="128" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="225"><net_src comp="136" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="230"><net_src comp="149" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="236"><net_src comp="80" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="241"><net_src comp="152" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="87" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="250"><net_src comp="94" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="105" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="259"><net_src comp="100" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="264"><net_src comp="191" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="270"><net_src comp="197" pin="3"/><net_sink comp="267" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEMBRANE | {5 6 }
 - Input state : 
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : zext_ln107 | {1 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : zext_ln104 | {1 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : zext_ln107_1 | {1 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : trunc_ln | {1 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : NEURONS_STATE | {2 3 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : NEURONS_MEMBRANE | {3 4 }
	Port: inner_layer_2_Pipeline_WEIGHTS_LOOP_2 : WEIGHTS | {3 4 }
  - Chain level:
	State 1
		zext_ln104_cast_cast : 1
		store_ln0 : 1
	State 2
		icmp_ln107 : 1
		br_ln107 : 2
		trunc_ln109 : 1
		xor_ln109 : 2
		sub_ln109 : 2
		zext_ln109 : 3
		NEURONS_STATE_addr : 4
		neuron_state : 5
	State 3
		WEIGHTS_load : 1
		store_ln107 : 1
	State 4
		sext_ln111 : 1
		add_ln111 : 2
	State 5
		tmp : 1
		br_ln112 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln107_fu_177       |    0    |    71   |
|          |       add_ln111_fu_191       |    0    |    23   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln107_fu_152      |    0    |    71   |
|----------|------------------------------|---------|---------|
|    sub   |       sub_ln109_fu_167       |    0    |    15   |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln109_fu_161       |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |   trunc_ln_read_read_fu_56   |    0    |    0    |
|   read   | zext_ln107_1_read_read_fu_62 |    0    |    0    |
|          |  zext_ln104_read_read_fu_68  |    0    |    0    |
|          |  zext_ln107_read_read_fu_74  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   zext_ln107_1_cast_fu_128   |    0    |    0    |
|   zext   |  zext_ln104_cast_cast_fu_136 |    0    |    0    |
|          |    zext_ln107_cast_fu_140    |    0    |    0    |
|          |       zext_ln109_fu_172      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    zext_ln104_cast_fu_132    |    0    |    0    |
|          |       sext_ln111_fu_187      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln109_fu_157      |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_197          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   188   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_233|    8   |
|NEURONS_MEMBRANE_load_reg_256|   16   |
|  NEURONS_STATE_addr_reg_242 |    8   |
|     WEIGHTS_addr_reg_251    |   14   |
|      add_ln111_reg_261      |   16   |
|        empty_reg_119        |   16   |
|      icmp_ln107_reg_238     |    1   |
|     neuron_state_reg_247    |    1   |
|         tmp_reg_267         |    1   |
|    trunc_ln_read_reg_212    |    8   |
|    weight_index_4_reg_227   |   64   |
|     weight_index_reg_205    |   64   |
| zext_ln104_cast_cast_reg_222|   64   |
|  zext_ln107_1_cast_reg_217  |   64   |
+-----------------------------+--------+
|            Total            |   345  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_94 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_100 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   188  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   345  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   345  |   215  |
+-----------+--------+--------+--------+
