# End-to-End Digital Design Flow of a 2â€™s Complement Mealy FSM: RTL Design, Verification, Synthesis & Gate-Level Simulation using Verilog
