[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysOldI2c/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_bit_ctrl.v:129:1: Compile module "work@i2c_master_bit_ctrl".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_byte_ctrl.v:75:1: Compile module "work@i2c_master_byte_ctrl".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_top.v:79:1: Compile module "work@i2c_master_top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_bit_ctrl.v:132:9: Implicit port type (wire) for "scl_o",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_byte_ctrl.v:77:20: Implicit port type (wire) for "dout",
there are 6 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_top.v:82:13: Implicit port type (wire) for "scl_pad_o",
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_top.v:79:1: Top level module "work@i2c_master_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                18
assignment                                           232
begin                                                 60
bit_select                                            15
case_item                                             42
case_stmt                                              5
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             528
cont_assign                                           30
delay_control                                        232
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                         18
function                                               9
if_else                                               41
if_stmt                                               13
include_file_info                                      6
int_typespec                                          61
int_var                                                4
io_decl                                               11
logic_net                                            210
logic_typespec                                       262
logic_var                                              1
module_inst                                           11
operation                                            126
package                                                2
param_assign                                          50
parameter                                             50
part_select                                            9
port                                                 151
range                                                120
ref_module                                             2
ref_obj                                             1120
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldI2c/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 8
