dtmc

module S3 = S1 [s1=s3, s0=s2] endmodule

module S2 = S1 [s1=s2, s0=s1] endmodule

module S1
	s1 : [0..1] init 0; 
    	[s] true -> (s1'=s0);
endmodule

module initialisation
	s0 : [0..1] init 0;
	[s] true -> 0.5:(s0'=1) + 0.5:(s0'=0);
	//[s] true -> (s0'=1-s0); // alternating sequence
endmodule


