INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/agex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGEX_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/de_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DE_STAGE
INFO: [VRFC 10-311] analyzing module SXT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/fe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FE_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/project3_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project3_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wchen487/Documents/3220_a3/assignment3_part1/assignment3_part1.srcs/sources_1/imports/assignment3_frame/tb_project3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_project3
