Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jul 16 10:08:58 2025
| Host         : mukund-HP-Pavilion-Laptop-14-dv2xxx running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file led_wrapper_control_sets_placed.rpt
| Design       : led_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   154 |
|    Minimum number of control sets                        |   154 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   488 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   154 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    30 |
| >= 14 to < 16      |    19 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             591 |          169 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             259 |           96 |
| Yes          | No                    | No                     |            4925 |         1015 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             945 |          236 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                Enable Signal                                                                                                |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                |                1 |              1 |         1.00 |
|  led_i/accumol_0/inst/b_reg_i_1_n_1            |                                                                                                                                                                                                             |                                                                                                                                                         |                1 |              1 |         1.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                |                1 |              1 |         1.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                            |                                                                                                                                                         |                1 |              2 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0] | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[35][0] | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0] | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[3][0]  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                     | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[8][0]               | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                      | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/PS7_i_0[0]                                                | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_1                                                  | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                4 |              4 |         1.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                      |                                                                                                                                                         |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                         | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_1                                                  | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                3 |              4 |         1.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                               | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                       | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                       | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                       | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                       | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_1                   |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_1                                                                                                              | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                             |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                               |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                       |                                                                                                                                                         |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                    |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                        |                3 |              4 |         1.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0] | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              4 |         1.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0[0]                                                                              | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_1                   |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/PS7_i[0]                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                      | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0] | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0] | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                               | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                1 |              5 |         5.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/PS7/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                           |                1 |              5 |         5.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                              | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                1 |              5 |         5.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                | led_i/PS7/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/PS7/axi_interconnect_0/xbar/inst/gen_master_slots[3].reg_slice_mi/p_0_in                                                                          |                2 |              8 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/PS7/axi_interconnect_0/xbar/inst/gen_master_slots[3].reg_slice_mi/p_1_in                                                                          |                3 |              8 |         2.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                2 |              8 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |         2.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_1                                                                      | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                3 |              8 |         2.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_1                                                                      | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                3 |              8 |         2.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                   |                                                                                                                                                         |                3 |              9 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                         |                2 |              9 |         4.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                   |                                                                                                                                                         |                5 |              9 |         1.80 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                         |                2 |              9 |         4.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                         | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                |                5 |             10 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_symbols_out_default.symbols_out_remaining[9]_i_1_n_1                                                                                                            |                                                                                                                                                         |                3 |             10 |         3.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                         | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                |                5 |             10 |         2.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |                6 |             10 |         1.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/accumol_0/inst/m                                                                                                                                                                                      | led_i/GPIOCONTROLLER/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                                                                                             |                4 |             11 |         2.75 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                |                                                                                                                                                         |                3 |             12 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                       | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |         6.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                |                                                                                                                                                         |                3 |             12 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                |                                                                                                                                                         |                3 |             12 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                         |                3 |             12 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                          |                                                                                                                                                         |                2 |             12 |         6.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_4                                                                                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_1                                                      | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_1  |                3 |             12 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                          |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_9                                                                                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_8                                                                                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_7                                                                                                                      |                                                                                                                                                         |                5 |             12 |         2.40 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_6                                                                                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                |                                                                                                                                                         |                2 |             12 |         6.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                              | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_5                                                                                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_1                                                      | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_1  |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_3                                                                                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_2                                                                                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_rep__0_1                                                                                                                      |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/CE                                                                                                                                                                  |                                                                                                                                                         |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                |                                                                                                                                                         |                2 |             12 |         6.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                              | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                3 |             12 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                |                                                                                                                                                         |                3 |             12 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                             | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             12 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                         |                2 |             13 |         6.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                         |                4 |             13 |         3.25 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                      | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                3 |             13 |         4.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                      | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                3 |             13 |         4.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                         |                                                                                                                                                         |                3 |             13 |         4.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                               |                                                                                                                                                         |                2 |             14 |         7.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                               |                                                                                                                                                         |                3 |             14 |         4.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                       |                                                                                                                                                         |                2 |             14 |         7.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                  | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |         3.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                   | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                    |                                                                                                                                                         |                3 |             16 |         5.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             16 |         1.78 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                   |                                                                                                                                                         |                8 |             23 |         2.88 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/GPIOCONTROLLER/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                                                                                             |                7 |             23 |         3.29 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                 |                                                                                                                                                         |                9 |             23 |         2.56 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                      | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                7 |             27 |         3.86 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                      | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                6 |             27 |         4.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_2[0]                                                                 |                                                                                                                                                         |                6 |             29 |         4.83 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                         |                7 |             29 |         4.14 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                         |                7 |             29 |         4.14 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                 |                                                                                                                                                         |                7 |             29 |         4.14 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                         |                8 |             32 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                         | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                5 |             32 |         6.40 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                         | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                6 |             32 |         5.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                        | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                7 |             32 |         4.57 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              |                                                                                                                                                         |                7 |             32 |         4.57 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                             | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                5 |             32 |         6.40 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                               | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_1  |                4 |             32 |         8.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              |                                                                                                                                                         |                8 |             32 |         4.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                             | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |                6 |             32 |         5.33 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                               | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_1  |                5 |             32 |         6.40 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                         | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               11 |             33 |         3.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                         | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             33 |         6.60 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/GPIOCONTROLLER/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |               19 |             33 |         1.74 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/GPIOCONTROLLER/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                    |               18 |             33 |         1.83 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                          |                                                                                                                                                         |                7 |             45 |         6.43 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                         |                9 |             45 |         5.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                         |                                                                                                                                                         |               12 |             45 |         3.75 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                         |                9 |             45 |         5.00 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                         |                6 |             45 |         7.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                         |                8 |             45 |         5.62 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/PS7_i_1[0]                                                 |                                                                                                                                                         |                8 |             45 |         5.62 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/PS7/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/PS7_i_0[0]                                                 |                                                                                                                                                         |               10 |             45 |         4.50 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |               14 |             47 |         3.36 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                              | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/SR[0]                                                                                                           |                8 |             50 |         6.25 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                |                                                                                                                                                         |                7 |             51 |         7.29 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | led_i/GPIOCONTROLLER/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                      |               11 |             64 |         5.82 |
|  led_i/accumol_0/n_0_114_BUFG                  |                                                                                                                                                                                                             |                                                                                                                                                         |               17 |             64 |         3.76 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             |                                                                                                                                                         |              160 |            562 |         3.51 |
|  led_i/PS7/processing_system7_0/inst/FCLK_CLK0 | led_i/FFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                              |                                                                                                                                                         |              798 |           4964 |         6.22 |
+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


