@W: MT530 :"c:\pid project\proasic3e_starter_kit_demo\hdl\clockdiv.vhd":20:8:20:9|Found inferred clock top_oled|SW6 which controls 1 sequential elements including inst_Data_Block.SW6_count.Q_net. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\proasic3e_starter_kit_demo\hdl\binary_counter.vhd":21:4:21:5|Found inferred clock top_oled|DBlock_clkin_inferred_clock which controls 11 sequential elements including inst_Data_Block.LED_Flashing_instance.flashing_counter.Qaux[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\proasic3e_starter_kit_demo\hdl\clockdiv.vhd":20:8:20:9|Found inferred clock top_oled|SW4 which controls 1 sequential elements including inst_Data_Block.LED_Flashing_instance.SW4_DirectionChange.Q_net. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\proasic3e_starter_kit_demo\hdl\oled_driver_proasic3e_hdl_v4.vhd":125:4:125:5|Found inferred clock top_oled|OLED_clk_in_inferred_clock which controls 1628 sequential elements including inst_oled_driver.state[0:32]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\proasic3e_starter_kit_demo\hdl\top_oled_v2.vhd":102:4:102:5|Found inferred clock PLL_clock|GLA_inferred_clock which controls 20 sequential elements including int_count[19:0]. This clock has no specified timing constraint which may adversely impact design performance. 
