{COMPONENT C:\WINCUPL\RUBECRON\RC_GAL_MEM.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Sat Feb 25 15:26:27 2017 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P BNKSEL {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P D0 {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P D1 {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P D2 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P D3 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A14 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A15 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P MEM' {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P RD' {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P WR' {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P RESET {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P BWR' {Pt "I/O"}{Lq 0}{Ploc 330 20}}
   {P BRD' {Pt "I/O"}{Lq 0}{Ploc 330 40}}
   {P MEM_A16 {Pt "I/O"}{Lq 0}{Ploc 330 60}}
   {P MEM_A15 {Pt "I/O"}{Lq 0}{Ploc 330 80}}
   {P MEM_A14 {Pt "I/O"}{Lq 0}{Ploc 330 100}}
   {P ROM_CS' {Pt "I/O"}{Lq 0}{Ploc 330 120}}
   {P RAM_CS' {Pt "I/O"}{Lq 0}{Ploc 330 140}}
   {P CFG2 {Pt "OUTPUT"}{Lq 0}{Ploc 330 160}}
   {P CFG1 {Pt "OUTPUT"}{Lq 0}{Ploc 330 180}}
   {P CFG0 {Pt "OUTPUT"}{Lq 0}{Ploc 330 200}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 215 270}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   [Ts 15][Tj "RC"]
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 310 30}
   {Pnl 310 50}
   {Pnl 310 70}
   {Pnl 310 90}
   {Pnl 310 110}
   {Pnl 310 130}
   {Pnl 310 150}
   {Pnl 310 170}
   {Pnl 310 190}
   {Pnl 310 210}

   {Sd A 1 2 3 4 5 6 7 8 9 10 11 17 18 19 20 21 22 23 14 15 16}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 260 300 0}
   {L 130 240 100 240}
   {L 130 250 140 240 130 230}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 120 80 100 80}
   {C 125 80 5}
   {L 120 60 100 60}
   {C 125 60 5}
   {L 120 40 100 40}
   {C 125 40 5}
   {L 130 20 100 20}
   {C 305 20 5}
   {L 310 20 330 20}
   {C 305 40 5}
   {L 310 40 330 40}
   {L 300 60 330 60}
   {L 300 80 330 80}
   {L 300 100 330 100}
   {C 305 120 5}
   {L 310 120 330 120}
   {C 305 140 5}
   {L 310 140 330 140}
   {L 300 160 330 160}
   {L 300 180 330 180}
   {L 300 200 330 200}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "BNKSEL" 140 240}
   {T "D0" 140 200}
   {T "D1" 140 180}
   {T "D2" 140 160}
   {T "D3" 140 140}
   {T "A14" 140 120}
   {T "A15" 140 100}
   {T "MEM'" 140 80}
   {T "RD'" 140 60}
   {T "WR'" 140 40}
   {T "RESET" 140 20}
   [Tj "RC"]
   {T "BWR'" 290 20}
   {T "BRD'" 290 40}
   {T "MEM_A16" 290 60}
   {T "MEM_A15" 290 80}
   {T "MEM_A14" 290 100}
   {T "ROM_CS'" 290 120}
   {T "RAM_CS'" 290 140}
   {T "CFG2" 290 160}
   {T "CFG1" 290 180}
   {T "CFG0" 290 200}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G22V10" 215 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\WINCUPL\RUBECRON\RC_GAL_MEM 215 260}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N BNKSEL
   }
   {N D0
   }
   {N D1
   }
   {N D2
   }
   {N D3
   }
   {N A14
   }
   {N A15
   }
   {N MEM'
   }
   {N RD'
   }
   {N WR'
   }
   {N RESET
   }
   {N BWR'
   }
   {N BRD'
   }
   {N MEM_A16
   }
   {N MEM_A15
   }
   {N MEM_A14
   }
   {N ROM_CS'
   }
   {N RAM_CS'
   }
   {N CFG2
   }
   {N CFG1
   }
   {N CFG0
   }
  }

  {SUBCOMP
  }
 }
}
