vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:24:44 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(23): near "12": (vcom-1576) expecting BEGIN.
# End time: 14:24:44 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:25:12 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# End time: 14:25:12 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:26:03 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# End time: 14:26:03 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW7/lab_7/src/mac.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:29:35 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 14:29:35 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:30:31 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(26): near "macblock": (vcom-1576) expecting BEGIN.
# End time: 14:30:31 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:31:01 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(40): near "end": (vcom-1576) expecting ';'.
# End time: 14:31:01 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:31:10 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(37): Illegal sequential statement.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(37): Illegal architecture specification.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(42): VHDL Compiler exiting
# End time: 14:31:10 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:31:50 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(28): Illegal architecture specification.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(45): VHDL Compiler exiting
# End time: 14:31:50 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:32:15 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(28): Signal "ctrl_in" is type ieee.NUMERIC_STD.UNSIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(28): Signal "mac_out" is type ieee.NUMERIC_STD.SIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(45): VHDL Compiler exiting
# End time: 14:32:15 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/mac.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:32:25 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 14:32:25 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:32:29 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(28): Signal "ctrl_in" is type ieee.NUMERIC_STD.UNSIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(28): Signal "mac_out" is type ieee.NUMERIC_STD.SIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(45): VHDL Compiler exiting
# End time: 14:32:29 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:33:04 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(28): Signal "ctrl_in" is type ieee.NUMERIC_STD.UNSIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(28): Signal "mac_out" is type ieee.NUMERIC_STD.SIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(45): VHDL Compiler exiting
# End time: 14:33:04 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/mac.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:33:08 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /home/will/DSP/HW7/lab_7/src/mac.vhd(26): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW7/lab_7/src/mac.vhd(27): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW7/lab_7/src/mac.vhd(28): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW7/lab_7/src/mac.vhd(34): VHDL Compiler exiting
# End time: 14:33:08 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/mac.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:33:23 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /home/will/DSP/HW7/lab_7/src/mac.vhd(26): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW7/lab_7/src/mac.vhd(27): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW7/lab_7/src/mac.vhd(28): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.NUMERIC_STD.SIGNED.
# ** Error: /home/will/DSP/HW7/lab_7/src/mac.vhd(34): VHDL Compiler exiting
# End time: 14:33:23 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/mac.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:34:12 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 14:34:12 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:34:16 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(28): Signal "ctrl_in" is type ieee.NUMERIC_STD.UNSIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(45): VHDL Compiler exiting
# End time: 14:34:16 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 14:34:35 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# End time: 14:34:35 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:27:13 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# -- Loading entity round
# End time: 15:27:13 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/will/DSP/HW7/lab_7/src/saturation.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:42:59 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/saturation.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity saturation
# -- Compiling architecture saturation_arch of saturation
# ** Warning: /home/will/DSP/HW7/lab_7/src/saturation.vhd(38): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 15:42:59 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:44:43 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# -- Loading entity round
# -- Loading entity overunder
# ** Error: (vcom-11) Could not find work.satblock.
# ** Error (suppressible): /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(35): (vcom-1195) Cannot find expanded name "work.satblock".
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(35): Unknown expanded name.
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(46): near "end": (vcom-1576) expecting ';'.
# End time: 15:44:43 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:45:01 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# -- Loading entity round
# -- Loading entity overunder
# -- Loading entity saturation
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(46): near "end": (vcom-1576) expecting ';'.
# End time: 15:45:01 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:45:14 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# -- Loading entity round
# -- Loading entity overunder
# -- Loading entity saturation
# ** Error: /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd(46): near "end": (vcom-1576) expecting ';'.
# End time: 15:45:14 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/will/intelFPGA_pro/17.0/modelsim_ase/linuxaloem/vcom failed.
vcom -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:45:23 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/src/processor_v2_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity processor_v2_top
# -- Compiling architecture processor_v2_top_arch of processor_v2_top
# -- Loading entity mac
# -- Loading entity round
# -- Loading entity overunder
# -- Loading entity saturation
# End time: 15:45:23 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/tb/tb_processor_v2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5c Compiler 2017.01 Jan 23 2017
# Start time: 15:45:33 on Nov 01,2017
# vcom -reportprogress 300 -work work /home/will/DSP/HW7/lab_7/tb/tb_processor_v2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /home/will/DSP/HW7/lab_7/tb/tb_processor_v2.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_processor_v2
# -- Compiling architecture tb_processor_v2_arch of tb_processor_v2
# End time: 15:45:33 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
