INFO: [VRFC 10-163] Analyzing VHDL file "/home/nathaniel/workspace/fpga-fpu/lib/lib.srcs/sort/new/sort_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sort_sim'
