<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_bus_build" family="Cyclone" style="COMPLEX"
    fixed-name="false" temporary="false">
    <instance version="18.0" decorated-name="alt_dspbuilder_bus_build_GNGCK3JP43">
        <generic name="WIDTH" value="2"/>
        <port name="in0" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="in1" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(2-1 downto 0)" width="2" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_bus_build_GNGCK3JP43.vhd"/>
    </instance>
    <parameter-static name="WIDTH" default="8" type="NATURAL"/>
</jvgen>
