
---------- Begin Simulation Statistics ----------
final_tick                                10619314375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    268                       # Simulator instruction rate (inst/s)
host_mem_usage                                7771864                       # Number of bytes of host memory used
host_op_rate                                      275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27121.17                       # Real time elapsed on the host
host_tick_rate                                 173055                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7275055                       # Number of instructions simulated
sim_ops                                       7456941                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004693                       # Number of seconds simulated
sim_ticks                                  4693466875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.405900                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   35434                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                46376                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                451                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4049                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             46539                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4851                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5884                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1033                       # Number of indirect misses.
system.cpu.branchPred.lookups                   80462                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12689                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          853                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      472139                       # Number of instructions committed
system.cpu.committedOps                        505202                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.566477                       # CPI: cycles per instruction
system.cpu.discardedOps                         10961                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             330816                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82605                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            37783                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          626064                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.389639                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      338                       # number of quiesce instructions executed
system.cpu.numCycles                          1211734                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       338                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  362848     71.82%     71.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1017      0.20%     72.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86554     17.13%     89.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 54783     10.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   505202                       # Class of committed instruction
system.cpu.quiesceCycles                      6297813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          585670                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              135782                       # Transaction distribution
system.membus.trans_dist::ReadResp             136457                       # Transaction distribution
system.membus.trans_dist::WriteReq              49549                       # Transaction distribution
system.membus.trans_dist::WriteResp             49549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          279                       # Transaction distribution
system.membus.trans_dist::CleanEvict              223                       # Transaction distribution
system.membus.trans_dist::ReadExReq               176                       # Transaction distribution
system.membus.trans_dist::ReadExResp              176                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           344                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       363546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       363546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        61480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11715992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186477                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000177                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013302                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186444     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      33      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              186477                       # Request fanout histogram
system.membus.reqLayer6.occupancy           421251730                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7266500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              698218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1363500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6863375                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          799886614                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1662500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       287565                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       287565                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       729088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       788122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11665408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12525648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1348977500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             28.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           848873                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          676                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1115939192                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    607821000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13963239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10472429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     24435668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     13963239                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10472429                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     24435668                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13963239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     24435668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10472429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48871337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10472429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     24435668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       34908098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10472429                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3600750                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      14073179                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10472429                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     34908098                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3600750                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      48981277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       135437                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       135437                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       356352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       363546                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11403264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       213743                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       213743    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       213743                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    450539605                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    723515000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1182586806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     41889717                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27926478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1252403001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41889717                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13999886                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     55889603                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1224476523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55889603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27926478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1308292604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18546688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4268032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2715648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     27926478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3560625961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    586456041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4175008479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2080522620                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1871074034                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3951596654                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     27926478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5641148581                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2457530075                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8126605133                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       255056                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       271440                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        63764                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        64276                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     54342772                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3490810                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     57833582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     17454049                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     13963239                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     31417288                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     71796821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     17454049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     89250870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     54121187                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     13963239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     68084426                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     13963239                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     27926478                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     41889717                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     68084426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     27926478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     13963239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    109974144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        23040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21184                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21184                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          331                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          360                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4513508                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       395443                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4908951                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4513508                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4513508                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4513508                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       395443                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4908951                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8699248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2983360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       135168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              135928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46615                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        36647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1843147556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3600750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6695264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1853480217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3804437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     41889717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3490810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    586456041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            635641005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3804437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41926364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3490810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2429603597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3600750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6695264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2489121221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    177906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001443198000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              243233                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      135928                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46615                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46615                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2911                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4509234395                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  678265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8070125645                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33240.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59490.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       287                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126388                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43265                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46615                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  119076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    878                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.571180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   830.283732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.685135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          418      3.31%      3.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          364      2.88%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          214      1.69%      7.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          168      1.33%      9.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          354      2.80%     12.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          163      1.29%     13.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          176      1.39%     14.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          178      1.41%     16.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10595     83.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12630                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     721.707447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1583.658826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           151     80.32%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.53%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.53%     81.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      1.06%     82.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      1.06%     83.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.53%     84.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      7.45%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.53%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      4.26%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      3.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     248.037234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     49.282990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    411.464261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     69.15%     69.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      2.66%     71.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.06%     72.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.06%     73.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.06%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.06%     76.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.53%     76.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.53%     77.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.53%     77.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.53%     78.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.53%     78.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.53%     79.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.06%     80.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     19.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8681792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2984384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8699248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2983360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1849.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       635.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1853.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    635.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4693335000                       # Total gap between requests
system.mem_ctrls.avgGap                      25710.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8633472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36646.684547017285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1839465842.613409280777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3600749.818863907829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6627084.163665264845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4227152.450074551627                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 41889717.182674266398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3286270.130541828927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 586456040.557439804077                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          279                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       681325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8020506735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     26294780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22642805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13069155845                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3696743730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     67947875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  78710523690                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    170331.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59337.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     99225.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46115.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46842852.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1203367.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    265421.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1830136.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6234918.300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4350116.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        246747993.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       64805432.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44930913.300000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     67737011.062499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     41506497.300000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       476312882.362502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        101.484232                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2146488195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    253890000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2294776180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 676                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           338                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11645770.340237                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    24423412.000189                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          338    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       291500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    379275250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             338                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6683044000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3936270375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       160231                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           160231                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       160231                       # number of overall hits
system.cpu.icache.overall_hits::total          160231                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            331                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          331                       # number of overall misses
system.cpu.icache.overall_misses::total           331                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14368750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14368750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14368750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14368750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       160562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       160562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       160562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       160562                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002062                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002062                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002062                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002062                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.120846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.120846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.120846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.120846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13850750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13850750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13850750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13850750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002062                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002062                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002062                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002062                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.166163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.166163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.166163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.166163                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       160231                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          160231                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14368750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14368750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       160562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       160562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.120846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.120846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13850750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13850750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.166163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.166163                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.379558                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              657850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                89                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7391.573034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.379558                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.854257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            321455                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           321455                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138114                       # number of overall hits
system.cpu.dcache.overall_hits::total          138114                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          679                       # number of overall misses
system.cpu.dcache.overall_misses::total           679                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53758875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53758875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53758875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53758875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       138793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       138793                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       138793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       138793                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004892                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79173.600884                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79173.600884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79173.600884                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79173.600884                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.dcache.writebacks::total               279                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          520                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          520                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3558                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3558                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40094250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40094250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40094250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40094250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7509875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7509875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003747                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77104.326923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77104.326923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77104.326923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77104.326923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.701237                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.701237                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    413                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26489375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26489375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87592                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77003.997093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77003.997093                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25965875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25965875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7509875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7509875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75482.194767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75482.194767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21767.753623                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21767.753623                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        50866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27269500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27269500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81401.492537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81401.492537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14128375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14128375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80274.857955                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80274.857955                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           402.810659                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              158955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               413                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            384.878935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   402.810659                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.786740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.786740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            555692                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           555692                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10619314375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10619400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    268                       # Simulator instruction rate (inst/s)
host_mem_usage                                7771864                       # Number of bytes of host memory used
host_op_rate                                      275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27121.28                       # Real time elapsed on the host
host_tick_rate                                 173058                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7275064                       # Number of instructions simulated
sim_ops                                       7456956                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004694                       # Number of seconds simulated
sim_ticks                                  4693552500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.401466                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   35435                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                46380                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                452                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4051                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             46540                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4851                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5885                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1034                       # Number of indirect misses.
system.cpu.branchPred.lookups                   80468                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12691                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          853                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      472148                       # Number of instructions committed
system.cpu.committedOps                        505217                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.566718                       # CPI: cycles per instruction
system.cpu.discardedOps                         10966                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             330830                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82606                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            37785                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          626157                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.389603                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      338                       # number of quiesce instructions executed
system.cpu.numCycles                          1211871                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       338                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  362856     71.82%     71.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1017      0.20%     72.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                  86560     17.13%     89.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 54783     10.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   505217                       # Class of committed instruction
system.cpu.quiesceCycles                      6297813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          585714                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1363                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              135782                       # Transaction distribution
system.membus.trans_dist::ReadResp             136458                       # Transaction distribution
system.membus.trans_dist::WriteReq              49549                       # Transaction distribution
system.membus.trans_dist::WriteResp             49549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          279                       # Transaction distribution
system.membus.trans_dist::CleanEvict              224                       # Transaction distribution
system.membus.trans_dist::ReadExReq               176                       # Transaction distribution
system.membus.trans_dist::ReadExResp              176                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           345                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          751                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       363546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       363546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 372869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        49344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        61544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11716056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186478                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000177                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013302                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186445     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      33      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              186478                       # Request fanout histogram
system.membus.reqLayer6.occupancy           421254980                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7266500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              698218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1363500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6869125                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          799886614                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1662500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       106496                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       287565                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       287565                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2980                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       720896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       729088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       788122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3278                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     11665408                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     12525648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1348977500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             28.7                       # Network utilization (%)
system.acctest.local_bus.numRequests           848873                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          676                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.12                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1115939192                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    607821000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13962984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10472238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     24435223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     13962984                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10472238                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     24435223                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13962984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     24435223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10472238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48870445                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10472238                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     24435223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       34907461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10472238                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3600684                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      14072922                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10472238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     34907461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3600684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      48980383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       135437                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       135437                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        46336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        46336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         6152                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       356352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       363546                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       196780                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11403264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     11633328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       213743                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       213743    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       213743                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    450539605                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    723515000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5878112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma        65708                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       262316                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1397848                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         2056                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        51208                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1182565232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     41888953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     27925969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1252380153                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41888953                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     13999630                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     55888583                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1224454185                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55888583                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     27925969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1308268737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9764864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      8781824                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18546688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4177920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4268032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2441216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       274432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2715648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     27925969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3560561004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    586445342                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4174932314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2080484665                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1871039900                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3951524565                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     27925969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5641045668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2457485242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8126456879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       255056                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       271440                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        63764                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        64276                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     54341781                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      3490746                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     57832527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     17453730                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     13962984                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     31416715                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     71795511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     17453730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     89249241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     54120200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     13962984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     68083184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     13962984                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     27925969                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     41888953                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     68083184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     27925969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     13962984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    109972137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21184                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1856                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        23040                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21184                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21184                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          331                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           29                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          360                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4513426                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       395436                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        4908862                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4513426                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4513426                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4513426                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       395436                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       4908862                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8699312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2752512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2983360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       135168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              135929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        43008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46615                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        36646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1843113931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3600684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6708778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1853460039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3804368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     41888953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      3490746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    586445342                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            635629409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3804368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     41925599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      3490746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2429559273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3600684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6708778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2489089448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      3076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    177906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001443198000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              243235                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      135929                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46615                       # Number of write requests accepted
system.mem_ctrls.readBursts                    135929                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46615                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    275                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2911                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4509234395                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  678270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8070151895                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33240.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59490.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       287                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126389                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43265                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                135928                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46615                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  119076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    878                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.571180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   830.283732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.685135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          418      3.31%      3.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          364      2.88%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          214      1.69%      7.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          168      1.33%      9.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          354      2.80%     12.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          163      1.29%     13.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          176      1.39%     14.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          178      1.41%     16.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10595     83.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12630                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     721.707447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1583.658826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           151     80.32%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.53%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.53%     81.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      1.06%     82.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      1.06%     83.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.53%     84.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           14      7.45%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.53%     92.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      4.26%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      3.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     248.037234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     49.282990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    411.464261                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     69.15%     69.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      2.66%     71.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             2      1.06%     72.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      1.06%     73.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      1.06%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.06%     76.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.53%     76.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.53%     77.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.53%     77.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.53%     78.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.53%     78.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.53%     79.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      1.06%     80.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           37     19.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8681856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2984384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8699312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2983360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1849.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       635.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1853.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    635.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4693541875                       # Total gap between requests
system.mem_ctrls.avgGap                      25711.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          172                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8633472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2752512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 36646.015997477392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1839432285.033564805984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3600684.129984697327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6640598.991914972663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4227075.333662508056                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 41888952.983907178044                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 3286210.178750530817                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 586445341.774700522423                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          492                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          279                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        43008                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       681325                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8020506735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     26294780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     22669055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13069155845                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3696743730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     67947875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  78710523690                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    170331.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59337.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     99225.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46075.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  46842852.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1203367.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    265421.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1830136.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6234918.300000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4350116.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        246749812.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       64805432.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44930913.300000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     67739308.612499                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     41506497.300000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       476316998.662502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        101.483258                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2146488195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    253890000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2294861805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 676                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           338                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11645770.340237                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    24423412.000189                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          338    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       291500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    379275250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             338                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6683129625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3936270375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       160242                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           160242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       160242                       # number of overall hits
system.cpu.icache.overall_hits::total          160242                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          331                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            331                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          331                       # number of overall misses
system.cpu.icache.overall_misses::total           331                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14368750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14368750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14368750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14368750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       160573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       160573                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       160573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       160573                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.120846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.120846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.120846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.120846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13850750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13850750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13850750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13850750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.166163                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.166163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.166163                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.166163                       # average overall mshr miss latency
system.cpu.icache.replacements                     89                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       160242                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          160242                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          331                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14368750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14368750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       160573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       160573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.120846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.120846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13850750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13850750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.166163                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.166163                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.380007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2274971                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               551                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4128.803993                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.380007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.854258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.854258                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           65                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            321477                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           321477                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       138119                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           138119                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       138119                       # number of overall hits
system.cpu.dcache.overall_hits::total          138119                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          680                       # number of overall misses
system.cpu.dcache.overall_misses::total           680                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     53818875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     53818875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     53818875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     53818875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       138799                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       138799                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       138799                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       138799                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004899                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79145.404412                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79145.404412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79145.404412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79145.404412                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.dcache.writebacks::total               279                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3558                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3558                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40153000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40153000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7509875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7509875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003754                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77069.097889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77069.097889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77069.097889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77069.097889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.701237                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.701237                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    414                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        87253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           87253                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26549375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26549375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76954.710145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76954.710145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26024625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26024625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7509875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7509875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75433.695652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75433.695652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21767.753623                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21767.753623                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        50866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          335                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27269500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27269500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81401.492537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81401.492537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          159                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14128375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14128375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80274.857955                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80274.857955                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           402.811082                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              288826                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            343.840476                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   402.811082                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.786740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.786740                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            555717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           555717                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10619400000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
