{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699961232809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699961232809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 19:27:12 2023 " "Processing started: Tue Nov 14 19:27:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699961232809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699961232809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_complete -c RISC_complete " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_complete -c RISC_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699961232809 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699961232934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/alu_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/alu_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_16bits " "Found entity 1: ALU_16bits" {  } { { "../Library/ALU_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/ALU_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/mux4to1_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/mux4to1_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_16bits " "Found entity 1: Mux4to1_16bits" {  } { { "../Library/Mux4to1_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Mux4to1_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs Rs RF8_16bits.v(5) " "Verilog HDL Declaration information at RF8_16bits.v(5): object \"rs\" differs only in case from object \"Rs\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rt Rt RF8_16bits.v(5) " "Verilog HDL Declaration information at RF8_16bits.v(5): object \"rt\" differs only in case from object \"Rt\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r6 R6 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r6\" differs only in case from object \"R6\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r7 R7 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r7\" differs only in case from object \"R7\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/rf8_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/rf8_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF8_16bits " "Found entity 1: RF8_16bits" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/mux8to1_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/mux8to1_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8to1_16bits " "Found entity 1: Mux8to1_16bits" {  } { { "../Library/Mux8to1_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Mux8to1_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/memory256_16bits.v 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.1/quartus/project/term_project/library/memory256_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory256_16bits " "Found entity 1: Memory256_16bits" {  } { { "../Library/Memory256_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232959 ""} { "Info" "ISGN_ENTITY_NAME" "2 Memory32_8bits " "Found entity 2: Memory32_8bits" {  } { { "../Library/Memory256_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decoder " "Found entity 1: Instruction_Decoder" {  } { { "../Library/Instruction_Decoder.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Instruction_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/fa_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/fa_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA_16bits " "Found entity 1: FA_16bits" {  } { { "../Library/FA_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/FA_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/dff_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/dff_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_16bits " "Found entity 1: DFF_16bits" {  } { { "../Library/DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/DFF_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "../Library/Decoder3to8.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../Library/Controller.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_complete " "Found entity 1: RISC_complete" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_complete_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_complete_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_complete_tb " "Found entity 1: RISC_complete_tb" {  } { { "RISC_complete_tb.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/fowarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/fowarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_unit " "Found entity 1: Forwarding_unit" {  } { { "../Library/Fowarding_unit.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Fowarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/hazard_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/hazard_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detector " "Found entity 1: Hazard_Detector" {  } { { "../Library/Hazard_Detector.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Hazard_Detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/mux2to1_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/mux2to1_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_16bits " "Found entity 1: Mux2to1_16bits" {  } { { "../Library/Mux2to1_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Mux2to1_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/branch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/branch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_unit " "Found entity 1: Branch_unit" {  } { { "../Library/Branch_unit.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Branch_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699961232967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699961232967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_complete " "Elaborating entity \"RISC_complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699961232982 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N RISC_complete.v(47) " "Verilog HDL or VHDL warning at RISC_complete.v(47): object \"N\" assigned a value but never read" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699961232983 "|RISC_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V RISC_complete.v(47) " "Verilog HDL or VHDL warning at RISC_complete.v(47): object \"V\" assigned a value but never read" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699961232983 "|RISC_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LDR_D1 RISC_complete.v(52) " "Verilog HDL or VHDL warning at RISC_complete.v(52): object \"LDR_D1\" assigned a value but never read" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699961232984 "|RISC_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JAL RISC_complete.v(60) " "Verilog HDL or VHDL warning at RISC_complete.v(60): object \"JAL\" assigned a value but never read" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699961232984 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISC_complete.v(72) " "Verilog HDL assignment warning at RISC_complete.v(72): truncated value with size 32 to match size of target (1)" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699961232984 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_complete.v(88) " "Verilog HDL assignment warning at RISC_complete.v(88): truncated value with size 32 to match size of target (16)" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699961232984 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_complete.v(110) " "Verilog HDL assignment warning at RISC_complete.v(110): truncated value with size 32 to match size of target (16)" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699961232985 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_complete.v(114) " "Verilog HDL assignment warning at RISC_complete.v(114): truncated value with size 32 to match size of target (16)" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699961232985 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_out RISC_complete.v(7) " "Output port \"mem_out\" at RISC_complete.v(7) has no driver" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1699961232989 "|RISC_complete"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_16bits DFF_16bits:PC_DFF " "Elaborating entity \"DFF_16bits\" for hierarchy \"DFF_16bits:PC_DFF\"" {  } { { "RISC_complete.v" "PC_DFF" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_16bits Mux2to1_16bits:Testing " "Elaborating entity \"Mux2to1_16bits\" for hierarchy \"Mux2to1_16bits:Testing\"" {  } { { "RISC_complete.v" "Testing" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory256_16bits Memory256_16bits:Inst_Mem " "Elaborating entity \"Memory256_16bits\" for hierarchy \"Memory256_16bits:Inst_Mem\"" {  } { { "RISC_complete.v" "Inst_Mem" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Memory256_16bits:Inst_Mem\|Decoder3to8:D0 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Memory256_16bits:Inst_Mem\|Decoder3to8:D0\"" {  } { { "../Library/Memory256_16bits.v" "D0" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8to1_16bits Memory256_16bits:Inst_Mem\|Mux8to1_16bits:Mu0 " "Elaborating entity \"Mux8to1_16bits\" for hierarchy \"Memory256_16bits:Inst_Mem\|Mux8to1_16bits:Mu0\"" {  } { { "../Library/Memory256_16bits.v" "Mu0" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory32_8bits Memory256_16bits:Inst_Mem\|Memory32_8bits:M00 " "Elaborating entity \"Memory32_8bits\" for hierarchy \"Memory256_16bits:Inst_Mem\|Memory32_8bits:M00\"" {  } { { "../Library/Memory256_16bits.v" "M00" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decoder Instruction_Decoder:ID0 " "Elaborating entity \"Instruction_Decoder\" for hierarchy \"Instruction_Decoder:ID0\"" {  } { { "RISC_complete.v" "ID0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:C0 " "Elaborating entity \"Controller\" for hierarchy \"Controller:C0\"" {  } { { "RISC_complete.v" "C0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_unit Branch_unit:BU0 " "Elaborating entity \"Branch_unit\" for hierarchy \"Branch_unit:BU0\"" {  } { { "RISC_complete.v" "BU0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF8_16bits RF8_16bits:RF0 " "Elaborating entity \"RF8_16bits\" for hierarchy \"RF8_16bits:RF0\"" {  } { { "RISC_complete.v" "RF0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detector Hazard_Detector:HD0 " "Elaborating entity \"Hazard_Detector\" for hierarchy \"Hazard_Detector:HD0\"" {  } { { "RISC_complete.v" "HD0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_16bits Mux4to1_16bits:Rs_forwarding " "Elaborating entity \"Mux4to1_16bits\" for hierarchy \"Mux4to1_16bits:Rs_forwarding\"" {  } { { "RISC_complete.v" "Rs_forwarding" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_unit Forwarding_unit:For0 " "Elaborating entity \"Forwarding_unit\" for hierarchy \"Forwarding_unit:For0\"" {  } { { "RISC_complete.v" "For0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16bits ALU_16bits:ALU0 " "Elaborating entity \"ALU_16bits\" for hierarchy \"ALU_16bits:ALU0\"" {  } { { "RISC_complete.v" "ALU0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_16bits ALU_16bits:ALU0\|FA_16bits:A0 " "Elaborating entity \"FA_16bits\" for hierarchy \"ALU_16bits:ALU0\|FA_16bits:A0\"" {  } { { "../Library/ALU_16bits.v" "A0" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/ALU_16bits.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699961233037 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1699961236630 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[0\] GND " "Pin \"mem_out\[0\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[1\] GND " "Pin \"mem_out\[1\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[2\] GND " "Pin \"mem_out\[2\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[3\] GND " "Pin \"mem_out\[3\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[4\] GND " "Pin \"mem_out\[4\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[5\] GND " "Pin \"mem_out\[5\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[6\] GND " "Pin \"mem_out\[6\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[7\] GND " "Pin \"mem_out\[7\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[8\] GND " "Pin \"mem_out\[8\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[9\] GND " "Pin \"mem_out\[9\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[10\] GND " "Pin \"mem_out\[10\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[11\] GND " "Pin \"mem_out\[11\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[12\] GND " "Pin \"mem_out\[12\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[13\] GND " "Pin \"mem_out\[13\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[14\] GND " "Pin \"mem_out\[14\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[15\] GND " "Pin \"mem_out\[15\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699961238306 "|RISC_complete|mem_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699961238306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699961238608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/output_files/RISC_complete.map.smsg " "Generated suppressed messages file X:/altera/13.1/quartus/Project/Term_project/RISC_complete/output_files/RISC_complete.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1699961243167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699961243434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961243434 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_normal " "No output dependent on input pin \"test_normal\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961244112 "|RISC_complete|test_normal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[8\] " "No output dependent on input pin \"ext_addr\[8\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961244112 "|RISC_complete|ext_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[9\] " "No output dependent on input pin \"ext_addr\[9\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961244112 "|RISC_complete|ext_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[10\] " "No output dependent on input pin \"ext_addr\[10\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961244112 "|RISC_complete|ext_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[11\] " "No output dependent on input pin \"ext_addr\[11\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961244112 "|RISC_complete|ext_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[12\] " "No output dependent on input pin \"ext_addr\[12\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961244112 "|RISC_complete|ext_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[13\] " "No output dependent on input pin \"ext_addr\[13\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961244112 "|RISC_complete|ext_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[14\] " "No output dependent on input pin \"ext_addr\[14\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961244112 "|RISC_complete|ext_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[15\] " "No output dependent on input pin \"ext_addr\[15\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699961244112 "|RISC_complete|ext_addr[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699961244112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14289 " "Implemented 14289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699961244112 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699961244112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14219 " "Implemented 14219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699961244112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699961244112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699961244130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 19:27:24 2023 " "Processing ended: Tue Nov 14 19:27:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699961244130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699961244130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699961244130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699961244130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699961245148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699961245148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 19:27:25 2023 " "Processing started: Tue Nov 14 19:27:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699961245148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699961245148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC_complete -c RISC_complete " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC_complete -c RISC_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699961245148 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699961245176 ""}
{ "Info" "0" "" "Project  = RISC_complete" {  } {  } 0 0 "Project  = RISC_complete" 0 0 "Fitter" 0 0 1699961245176 ""}
{ "Info" "0" "" "Revision = RISC_complete" {  } {  } 0 0 "Revision = RISC_complete" 0 0 "Fitter" 0 0 1699961245176 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1699961245291 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "RISC_complete EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design RISC_complete" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1699961245616 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1699961245616 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1699961245638 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1699961245638 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699961245976 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699961245982 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699961246111 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699961246111 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 15868 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699961246122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 15870 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699961246122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 15872 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699961246122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 15874 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699961246122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 15876 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699961246122 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699961246122 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699961246124 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "70 70 " "No exact pin location assignment(s) for 70 pins of 70 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_normal " "Pin test_normal not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { test_normal } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 4 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test_normal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Pin done not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { done } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 9 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[8\] " "Pin ext_addr\[8\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[8] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[9\] " "Pin ext_addr\[9\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[9] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[10\] " "Pin ext_addr\[10\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[10] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[11\] " "Pin ext_addr\[11\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[11] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[12\] " "Pin ext_addr\[12\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[12] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[13\] " "Pin ext_addr\[13\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[13] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[14\] " "Pin ext_addr\[14\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[14] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[15\] " "Pin ext_addr\[15\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[15] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[0\] " "Pin mem_out\[0\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[0] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[1\] " "Pin mem_out\[1\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[1] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[2\] " "Pin mem_out\[2\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[2] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[3\] " "Pin mem_out\[3\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[3] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[4\] " "Pin mem_out\[4\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[4] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[5\] " "Pin mem_out\[5\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[5] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[6\] " "Pin mem_out\[6\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[6] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[7\] " "Pin mem_out\[7\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[7] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[8\] " "Pin mem_out\[8\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[8] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[9\] " "Pin mem_out\[9\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[9] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[10\] " "Pin mem_out\[10\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[10] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[11\] " "Pin mem_out\[11\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[11] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[12\] " "Pin mem_out\[12\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[12] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[13\] " "Pin mem_out\[13\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[13] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[14\] " "Pin mem_out\[14\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[14] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_out\[15\] " "Pin mem_out\[15\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem_out[15] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[0\] " "Pin OutR\[0\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[0] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[1\] " "Pin OutR\[1\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[1] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[2\] " "Pin OutR\[2\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[2] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[3\] " "Pin OutR\[3\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[3] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[4\] " "Pin OutR\[4\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[4] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[5\] " "Pin OutR\[5\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[5] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[6\] " "Pin OutR\[6\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[6] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[7\] " "Pin OutR\[7\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[7] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[8\] " "Pin OutR\[8\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[8] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[9\] " "Pin OutR\[9\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[9] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[10\] " "Pin OutR\[10\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[10] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[11\] " "Pin OutR\[11\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[11] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[12\] " "Pin OutR\[12\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[12] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[13\] " "Pin OutR\[13\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[13] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[14\] " "Pin OutR\[14\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[14] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutR\[15\] " "Pin OutR\[15\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { OutR[15] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OutR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[7\] " "Pin ext_addr\[7\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[7] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_inst_we " "Pin ext_inst_we not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_inst_we } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 5 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_inst_we } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data_we " "Pin ext_data_we not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data_we } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 5 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data_we } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[6\] " "Pin ext_addr\[6\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[6] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[4\] " "Pin ext_addr\[4\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[4] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[5\] " "Pin ext_addr\[5\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[5] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[2\] " "Pin ext_addr\[2\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[2] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[3\] " "Pin ext_addr\[3\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[3] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[1\] " "Pin ext_addr\[1\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[1] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_addr\[0\] " "Pin ext_addr\[0\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_addr[0] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[0\] " "Pin ext_data\[0\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[0] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[1\] " "Pin ext_data\[1\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[1] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[2\] " "Pin ext_data\[2\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[2] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[3\] " "Pin ext_data\[3\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[3] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[4\] " "Pin ext_data\[4\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[4] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[5\] " "Pin ext_data\[5\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[5] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[6\] " "Pin ext_data\[6\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[6] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[7\] " "Pin ext_data\[7\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[7] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[8\] " "Pin ext_data\[8\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[8] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[9\] " "Pin ext_data\[9\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[9] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[10\] " "Pin ext_data\[10\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[10] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[11\] " "Pin ext_data\[11\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[11] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[12\] " "Pin ext_data\[12\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[12] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[13\] " "Pin ext_data\[13\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[13] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[14\] " "Pin ext_data\[14\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[14] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext_data\[15\] " "Pin ext_data\[15\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_data[15] } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699961246442 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1699961246442 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_complete.sdc " "Synopsys Design Constraints File file not found: 'RISC_complete.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699961247017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699961247017 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699961247086 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1699961247086 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699961247087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699961247473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "done~reg0 " "Destination node done~reg0" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 98 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { done~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 702 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699961247473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_op " "Destination node clk_op" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 13 -1 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_op } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 697 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699961247473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1699961247473 ""}  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 15836 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699961247473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_op  " "Automatically promoted node clk_op " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699961247473 ""}  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 13 -1 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_op } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 697 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699961247473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699961247474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_D3 " "Destination node rst_D3" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 14 -1 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 705 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699961247474 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_D4 " "Destination node rst_D4" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 14 -1 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_D4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 704 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1699961247474 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1699961247474 ""}  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 15837 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699961247474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699961248254 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699961248265 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699961248266 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699961248275 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699961248290 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699961248299 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699961248299 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699961248308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699961248635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1699961248645 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699961248645 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 2.5V 35 33 0 " "Number of I/O pins in group: 68 (unused VREF, 2.5V VCCIO, 35 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1699961248649 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1699961248649 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1699961248649 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699961248650 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1699961248650 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1699961248650 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699961248977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699961250325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699961254124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699961254151 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699961268965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699961268965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699961269927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X13_Y21 X25_Y30 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X13_Y21 to location X25_Y30" {  } { { "loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X13_Y21 to location X25_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X13_Y21 to location X25_Y30"} 13 21 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1699961276143 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699961276143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699961290595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1699961290596 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699961290596 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1699961290748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699961290808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699961291510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699961291562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699961292236 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699961293331 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V M10 " "Pin clk uses I/O standard 2.5 V at M10" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1699961293986 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V M9 " "Pin rst uses I/O standard 2.5 V at M9" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1699961293986 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1699961293986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/output_files/RISC_complete.fit.smsg " "Generated suppressed messages file X:/altera/13.1/quartus/Project/Term_project/RISC_complete/output_files/RISC_complete.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699961294406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5221 " "Peak virtual memory: 5221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699961295446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 19:28:15 2023 " "Processing ended: Tue Nov 14 19:28:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699961295446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699961295446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699961295446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699961295446 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699961296389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699961296389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 19:28:16 2023 " "Processing started: Tue Nov 14 19:28:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699961296389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699961296389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC_complete -c RISC_complete " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC_complete -c RISC_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699961296389 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699961297528 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699961297552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699961297791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 19:28:17 2023 " "Processing ended: Tue Nov 14 19:28:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699961297791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699961297791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699961297791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699961297791 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699961298370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699961298773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699961298773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 19:28:18 2023 " "Processing started: Tue Nov 14 19:28:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699961298773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699961298773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC_complete -c RISC_complete " "Command: quartus_sta RISC_complete -c RISC_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699961298773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1699961298799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699961298979 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1699961299002 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1699961299002 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_complete.sdc " "Synopsys Design Constraints File file not found: 'RISC_complete.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1699961299482 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1699961299482 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699961299503 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699961299503 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1699961299615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1699961299616 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1699961299617 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1699961299645 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1699961300606 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699961300606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.273 " "Worst-case setup slack is -18.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.273          -66673.321 clk  " "  -18.273          -66673.321 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961300612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 clk  " "    0.005               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961300645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -16.720 " "Worst-case recovery slack is -16.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.720            -766.193 clk  " "  -16.720            -766.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961300656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.915 " "Worst-case removal slack is 1.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.915               0.000 clk  " "    1.915               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961300667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -8024.000 clk  " "   -3.000           -8024.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961300670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961300670 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1699961301375 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1699961301396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1699961302117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302403 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1699961302499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699961302499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.308 " "Worst-case setup slack is -16.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.308          -59265.016 clk  " "  -16.308          -59265.016 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961302501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.002 " "Worst-case hold slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 clk  " "    0.002               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961302534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -14.929 " "Worst-case recovery slack is -14.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.929            -681.658 clk  " "  -14.929            -681.658 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961302545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.742 " "Worst-case removal slack is 1.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.742               0.000 clk  " "    1.742               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961302556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -8024.000 clk  " "   -3.000           -8024.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961302560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961302560 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1699961303249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1699961303533 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699961303533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.983 " "Worst-case setup slack is -9.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.983          -35886.025 clk  " "   -9.983          -35886.025 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961303536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.077 " "Worst-case hold slack is -0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.109 clk  " "   -0.077              -0.109 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961303570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.107 " "Worst-case recovery slack is -9.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.107            -409.961 clk  " "   -9.107            -409.961 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961303582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.062 " "Worst-case removal slack is 1.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062               0.000 clk  " "    1.062               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961303595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -8026.681 clk  " "   -3.000           -8026.681 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699961303600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699961303600 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1699961304727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1699961304829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699961304940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 19:28:24 2023 " "Processing ended: Tue Nov 14 19:28:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699961304940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699961304940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699961304940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699961304940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699961305912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699961305912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 19:28:25 2023 " "Processing started: Tue Nov 14 19:28:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699961305912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699961305912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC_complete -c RISC_complete " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC_complete -c RISC_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699961305912 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_complete_6_1200mv_85c_slow.vho X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/ simulation " "Generated file RISC_complete_6_1200mv_85c_slow.vho in folder \"X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699961307128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_complete_6_1200mv_0c_slow.vho X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/ simulation " "Generated file RISC_complete_6_1200mv_0c_slow.vho in folder \"X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699961307788 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_complete_min_1200mv_0c_fast.vho X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/ simulation " "Generated file RISC_complete_min_1200mv_0c_fast.vho in folder \"X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699961308389 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_complete.vho X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/ simulation " "Generated file RISC_complete.vho in folder \"X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699961309012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_complete_6_1200mv_85c_vhd_slow.sdo X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/ simulation " "Generated file RISC_complete_6_1200mv_85c_vhd_slow.sdo in folder \"X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699961309525 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_complete_6_1200mv_0c_vhd_slow.sdo X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/ simulation " "Generated file RISC_complete_6_1200mv_0c_vhd_slow.sdo in folder \"X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699961310033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_complete_min_1200mv_0c_vhd_fast.sdo X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/ simulation " "Generated file RISC_complete_min_1200mv_0c_vhd_fast.sdo in folder \"X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699961310543 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_complete_vhd.sdo X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/ simulation " "Generated file RISC_complete_vhd.sdo in folder \"X:/altera/13.1/quartus/Project/Term_project/RISC_complete/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699961311056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699961311122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 19:28:31 2023 " "Processing ended: Tue Nov 14 19:28:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699961311122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699961311122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699961311122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699961311122 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699961311720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699961573507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699961573507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 19:32:53 2023 " "Processing started: Tue Nov 14 19:32:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699961573507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699961573507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC_complete -c RISC_complete --netlist_type=sgate " "Command: quartus_npp RISC_complete -c RISC_complete --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699961573507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4468 " "Peak virtual memory: 4468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699961574048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 19:32:54 2023 " "Processing ended: Tue Nov 14 19:32:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699961574048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699961574048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699961574048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699961574048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699961680743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699961680743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 19:34:40 2023 " "Processing started: Tue Nov 14 19:34:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699961680743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699961680743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC_complete -c RISC_complete --netlist_type=sm_process " "Command: quartus_npp RISC_complete -c RISC_complete --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699961680743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4464 " "Peak virtual memory: 4464 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699961680825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 19:34:40 2023 " "Processing ended: Tue Nov 14 19:34:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699961680825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699961680825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699961680825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699961680825 ""}
