SpyGlass run started at 04:18:43 PM on Jan 13 2022 

SpyGlass Predictive Analyzer(R) - Version SpyGlass_vR-2020.12
Synopsys TestMAX(TM)
Last compiled on Nov 30 2020

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/obj/check.Linux4

RULE-CHECKING IN MIXED MODE
Loading Policy: spyglass (Version: SpyGlass_vR-2020.12) from path: /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library libsdcInitRules-Linux4.spyso from /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/lib/libsdcInitRules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
Version of Policy 'dft': SpyGlass_vR-2020.12
Loading Shared library libDftRules-Linux4.spyso from /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/policies/dft/libDftRules-Linux4.spyso 
Version of Policy 'dft_dsm': SpyGlass_vR-2020.12
Enabling Following Rules Only For Save:
 ReportCksum
GenTopLevelBlocksForAutoSoc
Total Rules Enabled Only For Save : 2
##build_id : R-2020.12
##system   : Linux po.polito.it 3.10.0-957.1.3.el7.x86_64 #1 SMP Thu Nov 29 14:49:43 UTC 2018 x86_64
##cwd      : /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.14525.0
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -wdir './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis' \
             -lib WORK ./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/WORK \
             -mixed \
             -top 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' \
             -dbdir './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/.SG_SaveRestoreDB' \
             -sgdc 'auto_excluded_cells.sgdc' \
             -sgdc 'sg_design_param.sgdc' \
             -batch \
             -rules='Info_coverage,Coverage_audit' \
             -policy='dft,dft_dsm,dft,dft' \
             -addrules 'Info_random_resistance,Info_x_sources' \
             --goal_info 'sg_dft_testpoint_analysis@' \
             -projectwdir './sg_config' \
             -templatedir '/eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff' \
             -nosavepolicy 'all' \
             -allow_module_override \
             -enable_save_restore \
             -enable_unified_naming_search \
             -enable_save_restore_builtin 'true' \
             -support_sdc_style_escaped_name \
             -v 'aaa.tlib' \
             -dft_dc_tp_clock_info=on \
             -dft_enable_netlist_for_analyzer=on \
             -dft_enable_test_point_flow=on \
             -dft_ignore_x_sources=UIO_MCP_FP_CL_HN_MD \
             -dft_pattern_count=1024 \
             -dft_rrf_tp_effort_level=medium \
             -64bit  \
             riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v

##verbosity level   : 2
##exact cmdline arg : -batch -project sg_config.prj -goal sg_dft_testpoint_analysis -64bit
##spyglass_run.csh begins :
;	cd /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.14525.0
;	setenv ATRENTA_LICENSE_FILE 27020@led-x3850-3.polito.it
;	setenv SPYGLASS_LD_PRELOAD /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/lib/libreplacemalloc.so
;	setenv SPYGLASS_DW_PATH /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/dw_support
;	/eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/bin/spyglass  -batch -project sg_config.prj -goal sg_dft_testpoint_analysis -64bit
##spyglass_run.csh ends
##files    : riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v 

 Reading sgdc file "auto_excluded_cells.sgdc" ...
 Reading sgdc file "sg_design_param.sgdc" ...
Performing unification checks on SGDC... done

INFO [6]    Work Directory './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/WORK' does not exist.

INFO [75]    Creating the Work Directory './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/WORK/64' for 64bit  precompiled dump.
Checking Rule DFT_LP_POWERDATA_CHECK (Rule 1 of total 203) .... done (Time = 0.00s, Memory = -24.0K)
Checking Rule PrecompileLibCheck01 (Rule 2 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 3 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 4 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 5 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 6 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 7 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 8 of total 203) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_clock05 (Rule 9 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 10 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 11 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 12 of total 203) .... done (Time = 0.00s, Memory = -24.0K)
Checking Rule SGDC_require_value03 (Rule 13 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 14 of total 203) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_voltagedomain06 (Rule 15 of total 203) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_voltagedomain07 (Rule 16 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 17 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 18 of total 203) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive01 (Rule 19 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 20 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 21 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 22 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 23 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 24 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 25 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 26 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 27 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 28 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 29 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 30 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 31 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 32 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 33 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 34 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 35 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 36 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 37 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 38 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 39 of total 203) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule SGDC_libgroup01 (Rule 40 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 41 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 42 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 43 of total 203) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_ungroup01 (Rule 44 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 45 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 46 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 47 of total 203) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_abstract_port18 (Rule 48 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 49 of total 203) .... done (Time = 0.00s, Memory = 112.0K)
Checking Rule CMD_ignorelibs01 (Rule 50 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 51 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSetup (Rule 52 of total 203) .... done (Time = 0.00s, Memory = 248.0K)
Checking Rule dftSGDCDefineMacroCheck_01 (Rule 53 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCCheck_00 (Rule 54 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSFFCheck_00 (Rule 55 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_000 (Rule 56 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_073 (Rule 57 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_058 (Rule 58 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftCumulativeFaultStatusFileCheck (Rule 59 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_075 (Rule 60 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftParamCheck_00 (Rule 61 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftParamCheck_01 (Rule 62 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftParamCheck_02 (Rule 63 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Info_stil_to_sgdc (Rule 64 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_051 (Rule 65 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_053 (Rule 66 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_054 (Rule 67 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_055 (Rule 68 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_072 (Rule 69 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_074 (Rule 70 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_076 (Rule 71 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_077 (Rule 72 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_078 (Rule 73 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_079 (Rule 74 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_080 (Rule 75 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_082 (Rule 76 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_083 (Rule 77 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmParamCheck_00 (Rule 78 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmSetup (Rule 79 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmCumulativeFaultStatusFileCheck (Rule 80 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_01 (Rule 81 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_02 (Rule 82 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCDefineSerRedundancyCellCheck (Rule 83 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 84 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 85 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 2 sec, 3.90 sec, 324012 KB, 1029732 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 2 sec, 3.90 sec, 324012 KB, 1029732 KB
 Analyzing source file "riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v" ....
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 3 sec, 5.08 sec, 404916 KB, 1102752 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 1 sec, 1.18 sec, 80904 KB, 73020 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 3 sec, 5.08 sec, 404932 KB, 1102752 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 0.00 sec, 16 KB, 0 KB
 Elaborating Top Verilog Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' ..... done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 3 sec, 5.80 sec, 472004 KB, 1169456 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 0.72 sec, 67072 KB, 66704 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 3 sec, 5.80 sec, 472004 KB, 1169456 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0.00 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 3 sec, 5.90 sec, 471996 KB, 1169456 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0.09 sec, -8 KB, 0 KB
Checking Rule ElabSummary (Rule 86 of total 203) .... done (Time = 0.02s, Memory = 32.0K)
Checking Rule ReportCheckDataSummary (Rule 87 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Reading waiver file "./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_spysch/constraint/spg_autogenerated_delete_waivers.sgdc" ...
 Generating WAIVER file "./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 88 of total 203) Detected 1 top level design units: 
     riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800
 .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_testmode03 (Rule 89 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 90 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCksum (Rule 91 of total 203) .... done (Time = 0.01s, Memory = 32.0K)
Checking Rule GenerateConfMap (Rule 92 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 93 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 94 of total 203)
##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 186
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 1495 8858 313
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 40127
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 37420 41301 135
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 148583 154600 295

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 42329
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 41106
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 149508
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 3147
 .... done (Time = 0.08s, Memory = 16.0K)
Checking Rule CheckCelldefine (Rule 95 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 96 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 97 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 98 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 99 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = -32.0K)
Checking ELABDU Rules for designUnit cluster_clock_gating
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_if_stage_2_128_0_1a110800
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_prefetch_L0_buffer
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_L0_buffer_RDATA_IN_WIDTH128
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_hwloop_controller_N_REGS2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_compressed_decoder_FPU0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHAR_sm_155
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10_sm_154
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11_sm_153
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12_sm_152
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13_sm_151
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14_sm_150
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15_sm_149
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16_sm_148
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17_sm_147
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18_sm_146
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19_sm_145
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20_sm_144
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21_sm_143
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22_sm_142
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23_sm_141
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24_sm_140
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25_sm_139
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26_sm_138
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27_sm_137
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28_sm_136
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29_sm_135
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30_sm_134
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_I_sm_133
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_controller_FPU0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_int_controller_PULP_SECURE1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_hwloop_regs_N_REGS2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_132
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_131
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_130
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_129
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_128
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_127
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_126
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_125
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_124
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_123
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_122
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_121
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_120
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_sm_119
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_alu_SHARED_INT_DIV0_FPU0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit alu_popcnt
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit alu_ff
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_alu_div
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_mult_SHARED_DSP_MULT0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_sm_118
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_load_store_unit
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_117
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_116
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_115
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_114
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_113
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_112
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_111
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_110
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_109
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_108
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_107
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_106
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_105
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_104
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_103
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_102
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_101
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_100
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_99
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_98
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_97
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_96
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_95
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_94
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_93
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_92
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_91
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_90
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_89
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_88
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_87
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_86
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_85
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_84
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_pmp_N_PMP_ENTRIES16
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftRTLTOPDUSetUp (Rule 101 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftMandatory_Constraint_Check (Rule 102 of total 203) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule dftOptional_Constraint_Check (Rule 103 of total 203) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule dftRTLTOPDUExit (Rule 104 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive24 (Rule 105 of total 203) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule SGDC_waive25 (Rule 106 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 107 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 108 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis started: 4 sec, 8.35 sec, 474516 KB, 1171968 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis started: 1 sec, 2.46 sec, 2520 KB, 2512 KB
 Synthesizing module: INV_X1 (elaborated name: INV_X1) ... (Module 1 of total 186)  done 
     (Memory Used = -135128.0K(incr), 409324.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: CLKBUF_X1 (elaborated name: CLKBUF_X1) ... (Module 2 of total 186)  done 
     (Memory Used = -131392.0K(incr), 409340.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AND2_X1 (elaborated name: AND2_X1) ... (Module 3 of total 186)  done 
     (Memory Used = 0.0K(incr), 409340.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: BUF_X1 (elaborated name: BUF_X1) ... (Module 4 of total 186)  done 
     (Memory Used = 0.0K(incr), 409340.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: NAND2_X1 (elaborated name: NAND2_X1) ... (Module 5 of total 186)  done 
     (Memory Used = 0.0K(incr), 409340.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: NAND4_X1 (elaborated name: NAND4_X1) ... (Module 6 of total 186)  done 
     (Memory Used = 8.0K(incr), 409348.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: BUF_X2 (elaborated name: BUF_X2) ... (Module 7 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: NAND3_X1 (elaborated name: NAND3_X1) ... (Module 8 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OAI21_X1 (elaborated name: OAI21_X1) ... (Module 9 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: INV_X2 (elaborated name: INV_X2) ... (Module 10 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OAI211_X1 (elaborated name: OAI211_X1) ... (Module 11 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AOI21_X1 (elaborated name: AOI21_X1) ... (Module 12 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OR2_X1 (elaborated name: OR2_X1) ... (Module 13 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AOI22_X1 (elaborated name: AOI22_X1) ... (Module 14 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: NOR2_X1 (elaborated name: NOR2_X1) ... (Module 15 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: CLKBUF_X3 (elaborated name: CLKBUF_X3) ... (Module 16 of total 186)  done 
     (Memory Used = 0.0K(incr), 409356.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AND4_X1 (elaborated name: AND4_X1) ... (Module 17 of total 186)  done 
     (Memory Used = 8.0K(incr), 409364.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AND3_X1 (elaborated name: AND3_X1) ... (Module 18 of total 186)  done 
     (Memory Used = 0.0K(incr), 409364.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: NOR3_X1 (elaborated name: NOR3_X1) ... (Module 19 of total 186)  done 
     (Memory Used = 0.0K(incr), 409364.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OR2_X2 (elaborated name: OR2_X2) ... (Module 20 of total 186)  done 
     (Memory Used = 0.0K(incr), 409364.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AND3_X2 (elaborated name: AND3_X2) ... (Module 21 of total 186)  done 
     (Memory Used = 0.0K(incr), 409364.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: CLKBUF_X2 (elaborated name: CLKBUF_X2) ... (Module 22 of total 186)  done 
     (Memory Used = 0.0K(incr), 409364.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: NOR2_X2 (elaborated name: NOR2_X2) ... (Module 23 of total 186)  done 
     (Memory Used = 0.0K(incr), 409364.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AOI211_X1 (elaborated name: AOI211_X1) ... (Module 24 of total 186)  done 
     (Memory Used = 0.0K(incr), 409364.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SDFFR_X1_6_X1_udp (elaborated name: SDFFR_X1_6_X1_udp) ... (Module 25 of total 186)  done 
     (Memory Used = 8.0K(incr), 409372.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SDFFR_X1_5_X1_udp (elaborated name: SDFFR_X1_5_X1_udp) ... (Module 26 of total 186)  done 
     (Memory Used = 16.0K(incr), 409388.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SDFFR_X1 (elaborated name: SDFFR_X1) ... (Module 27 of total 186)  done 
     (Memory Used = 0.0K(incr), 409388.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: MUX2_X1 (elaborated name: MUX2_X1) ... (Module 28 of total 186)  done 
     (Memory Used = 0.0K(incr), 409388.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OAI22_X1 (elaborated name: OAI22_X1) ... (Module 29 of total 186)  done 
     (Memory Used = 0.0K(incr), 409388.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: XNOR2_X1 (elaborated name: XNOR2_X1) ... (Module 30 of total 186)  done 
     (Memory Used = 256.0K(incr), 409644.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: XOR2_X1 (elaborated name: XOR2_X1) ... (Module 31 of total 186)  done 
     (Memory Used = 0.0K(incr), 409644.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OR3_X1 (elaborated name: OR3_X1) ... (Module 32 of total 186)  done 
     (Memory Used = 0.0K(incr), 409644.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AOI21_X2 (elaborated name: AOI21_X2) ... (Module 33 of total 186)  done 
     (Memory Used = 0.0K(incr), 409644.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: BUF_X4 (elaborated name: BUF_X4) ... (Module 34 of total 186)  done 
     (Memory Used = 0.0K(incr), 409644.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AND4_X2 (elaborated name: AND4_X2) ... (Module 35 of total 186)  done 
     (Memory Used = 8.0K(incr), 409652.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OR4_X1 (elaborated name: OR4_X1) ... (Module 36 of total 186)  done 
     (Memory Used = 0.0K(incr), 409652.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OAI21_X2 (elaborated name: OAI21_X2) ... (Module 37 of total 186)  done 
     (Memory Used = 0.0K(incr), 409652.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: INV_X4 (elaborated name: INV_X4) ... (Module 38 of total 186)  done 
     (Memory Used = 8.0K(incr), 409660.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: NAND2_X2 (elaborated name: NAND2_X2) ... (Module 39 of total 186)  done 
     (Memory Used = 0.0K(incr), 409668.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_pmp_N_PMP_ENTRIES16 (elaborated name: riscv_pmp_N_PMP_ENTRIES16) ... (Module 40 of total 186)  done 
     (Memory Used = 200.0K(incr), 409868.0K(tot), Cpu Time = 0.09s(incr))
 Synthesizing module: AOI222_X1 (elaborated name: AOI222_X1) ... (Module 41 of total 186)  done 
     (Memory Used = 0.0K(incr), 409884.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AOI221_X1 (elaborated name: AOI221_X1) ... (Module 42 of total 186)  done 
     (Memory Used = 0.0K(incr), 409884.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: NOR4_X1 (elaborated name: NOR4_X1) ... (Module 43 of total 186)  done 
     (Memory Used = 0.0K(incr), 409892.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OAI221_X1 (elaborated name: OAI221_X1) ... (Module 44 of total 186)  done 
     (Memory Used = 0.0K(incr), 409892.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SDFFR_X2_6_X1_udp (elaborated name: SDFFR_X2_6_X1_udp) ... (Module 45 of total 186)  done 
     (Memory Used = 0.0K(incr), 409892.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SDFFR_X2_5_X1_udp (elaborated name: SDFFR_X2_5_X1_udp) ... (Module 46 of total 186)  done 
     (Memory Used = 8.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SDFFR_X2 (elaborated name: SDFFR_X2) ... (Module 47 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: CLKGATETST_X1 (elaborated name: CLKGATETST_X1) ... (Module 48 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_84) ... (Module 49 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_85) ... (Module 50 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_86) ... (Module 51 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_87) ... (Module 52 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_88) ... (Module 53 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_89) ... (Module 54 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_90) ... (Module 55 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_91) ... (Module 56 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_92) ... (Module 57 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_93) ... (Module 58 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_94) ... (Module 59 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_95) ... (Module 60 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_96) ... (Module 61 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_97) ... (Module 62 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_98) ... (Module 63 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_99) ... (Module 64 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_100) ... (Module 65 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_101) ... (Module 66 of total 186)  done 
     (Memory Used = 0.0K(incr), 409900.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_102) ... (Module 67 of total 186)  done 
     (Memory Used = 8.0K(incr), 409908.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_103) ... (Module 68 of total 186)  done 
     (Memory Used = 8.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_104) ... (Module 69 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_105) ... (Module 70 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_106) ... (Module 71 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_107) ... (Module 72 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_108) ... (Module 73 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_109) ... (Module 74 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_110) ... (Module 75 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_111) ... (Module 76 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_112) ... (Module 77 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_113) ... (Module 78 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_114) ... (Module 79 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_115) ... (Module 80 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_116) ... (Module 81 of total 186)  done 
     (Memory Used = 0.0K(incr), 409916.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_117) ... (Module 82 of total 186)  done 
     (Memory Used = 8.0K(incr), 409924.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SDFFS_X1_6_X1_udp (elaborated name: SDFFS_X1_6_X1_udp) ... (Module 83 of total 186)  done 
     (Memory Used = 0.0K(incr), 409924.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SDFFS_X1_5_X1_udp (elaborated name: SDFFS_X1_5_X1_udp) ... (Module 84 of total 186)  done 
     (Memory Used = 8.0K(incr), 409932.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SDFFS_X1 (elaborated name: SDFFS_X1) ... (Module 85 of total 186)  done 
     (Memory Used = 0.0K(incr), 409932.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: HA_X1 (elaborated name: HA_X1) ... (Module 86 of total 186)  done 
     (Memory Used = 8.0K(incr), 409940.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OAI222_X1 (elaborated name: OAI222_X1) ... (Module 87 of total 186)  done 
     (Memory Used = 0.0K(incr), 409940.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AOI211_X2 (elaborated name: AOI211_X2) ... (Module 88 of total 186)  done 
     (Memory Used = 0.0K(incr), 409940.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 (elaborated name: riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16) ... (Module 89 of total 186)  done 
     (Memory Used = 32.0K(incr), 409972.0K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1) ... (Module 90 of total 186)  done 
     (Memory Used = 0.0K(incr), 410004.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0) ... (Module 91 of total 186)  done 
     (Memory Used = 0.0K(incr), 410004.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: MUX2_X2 (elaborated name: MUX2_X2) ... (Module 92 of total 186)  done 
     (Memory Used = 0.0K(incr), 410004.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AND2_X4 (elaborated name: AND2_X4) ... (Module 93 of total 186)  done 
     (Memory Used = 0.0K(incr), 410004.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_load_store_unit (elaborated name: riscv_load_store_unit) ... (Module 94 of total 186)  done 
     (Memory Used = 8.0K(incr), 410012.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_sm_118) ... (Module 95 of total 186)  done 
     (Memory Used = 0.0K(incr), 410012.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: AND2_X2 (elaborated name: AND2_X2) ... (Module 96 of total 186)  done 
     (Memory Used = 0.0K(incr), 410012.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: FA_X1 (elaborated name: FA_X1) ... (Module 97 of total 186)  done 
     (Memory Used = 8.0K(incr), 410028.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: XNOR2_X2 (elaborated name: XNOR2_X2) ... (Module 98 of total 186)  done 
     (Memory Used = 0.0K(incr), 410028.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_mult_SHARED_DSP_MULT0 (elaborated name: riscv_mult_SHARED_DSP_MULT0) ... (Module 99 of total 186)  done 
     (Memory Used = 96.0K(incr), 410124.0K(tot), Cpu Time = 0.04s(incr))
 Synthesizing module: NAND3_X2 (elaborated name: NAND3_X2) ... (Module 100 of total 186)  done 
     (Memory Used = 0.0K(incr), 410124.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OAI211_X2 (elaborated name: OAI211_X2) ... (Module 101 of total 186)  done 
     (Memory Used = 0.0K(incr), 410124.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2) ... (Module 102 of total 186)  done 
     (Memory Used = 0.0K(incr), 410124.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1) ... (Module 103 of total 186)  done 
     (Memory Used = 0.0K(incr), 410124.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0) ... (Module 104 of total 186)  done 
     (Memory Used = 0.0K(incr), 410124.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_alu_div (elaborated name: riscv_alu_div) ... (Module 105 of total 186)  done 
     (Memory Used = 8.0K(incr), 410132.0K(tot), Cpu Time = 0.02s(incr))
 Synthesizing module: alu_ff (elaborated name: alu_ff) ... (Module 106 of total 186)  done 
     (Memory Used = 0.0K(incr), 410132.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: alu_popcnt (elaborated name: alu_popcnt) ... (Module 107 of total 186)  done 
     (Memory Used = 0.0K(incr), 410132.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_alu_SHARED_INT_DIV0_FPU0 (elaborated name: riscv_alu_SHARED_INT_DIV0_FPU0) ... (Module 108 of total 186)  done 
     (Memory Used = 72.0K(incr), 410204.0K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 (elaborated name: riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_sm_119) ... (Module 109 of total 186)  done 
     (Memory Used = 0.0K(incr), 410204.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_120) ... (Module 110 of total 186)  done 
     (Memory Used = 0.0K(incr), 410228.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_121) ... (Module 111 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_122) ... (Module 112 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_123) ... (Module 113 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_124) ... (Module 114 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_125) ... (Module 115 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_126) ... (Module 116 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_127) ... (Module 117 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_128) ... (Module 118 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_129) ... (Module 119 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_130) ... (Module 120 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_131) ... (Module 121 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_132) ... (Module 122 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4) ... (Module 123 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3) ... (Module 124 of total 186)  done 
     (Memory Used = 0.0K(incr), 410236.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2) ... (Module 125 of total 186)  done 
     (Memory Used = 0.0K(incr), 410252.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1) ... (Module 126 of total 186)  done 
     (Memory Used = 0.0K(incr), 410252.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0) ... (Module 127 of total 186)  done 
     (Memory Used = 0.0K(incr), 410252.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_hwloop_regs_N_REGS2 (elaborated name: riscv_hwloop_regs_N_REGS2) ... (Module 128 of total 186)  done 
     (Memory Used = 8.0K(incr), 410260.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0) ... (Module 129 of total 186)  done 
     (Memory Used = 0.0K(incr), 410268.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_int_controller_PULP_SECURE1 (elaborated name: riscv_int_controller_PULP_SECURE1) ... (Module 130 of total 186)  done 
     (Memory Used = 0.0K(incr), 410268.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: NAND4_X4 (elaborated name: NAND4_X4) ... (Module 131 of total 186)  done 
     (Memory Used = 0.0K(incr), 410268.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: OR3_X2 (elaborated name: OR3_X2) ... (Module 132 of total 186)  done 
     (Memory Used = 0.0K(incr), 410268.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_controller_FPU0 (elaborated name: riscv_controller_FPU0) ... (Module 133 of total 186)  done 
     (Memory Used = 8.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OAI22_X2 (elaborated name: OAI22_X2) ... (Module 134 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 (elaborated name: riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_I_sm_133) ... (Module 135 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30_sm_134) ... (Module 136 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29_sm_135) ... (Module 137 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28_sm_136) ... (Module 138 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27_sm_137) ... (Module 139 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26_sm_138) ... (Module 140 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25_sm_139) ... (Module 141 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24_sm_140) ... (Module 142 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23_sm_141) ... (Module 143 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22_sm_142) ... (Module 144 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21_sm_143) ... (Module 145 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20_sm_144) ... (Module 146 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19_sm_145) ... (Module 147 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18_sm_146) ... (Module 148 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17_sm_147) ... (Module 149 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16_sm_148) ... (Module 150 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15_sm_149) ... (Module 151 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14_sm_150) ... (Module 152 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13_sm_151) ... (Module 153 of total 186)  done 
     (Memory Used = 0.0K(incr), 410276.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12_sm_152) ... (Module 154 of total 186)  done 
     (Memory Used = 8.0K(incr), 410292.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11_sm_153) ... (Module 155 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10_sm_154) ... (Module 156 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9) ... (Module 157 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8) ... (Module 158 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7) ... (Module 159 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6) ... (Module 160 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5) ... (Module 161 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4) ... (Module 162 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3) ... (Module 163 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2) ... (Module 164 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1) ... (Module 165 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0) ... (Module 166 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OR4_X2 (elaborated name: OR4_X2) ... (Module 167 of total 186)  done 
     (Memory Used = 0.0K(incr), 410300.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 (elaborated name: riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0) ... (Module 168 of total 186)  done 
     (Memory Used = 96.0K(incr), 410396.0K(tot), Cpu Time = 0.05s(incr))
 Synthesizing module: register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0 (elaborated name: register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0) ... (Module 169 of total 186)  done 
     (Memory Used = 0.0K(incr), 410396.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 (elaborated name: riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHAR_sm_155) ... (Module 170 of total 186)  done 
     (Memory Used = 56.0K(incr), 410460.0K(tot), Cpu Time = 0.03s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0) ... (Module 171 of total 186)  done 
     (Memory Used = 8.0K(incr), 410492.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_compressed_decoder_FPU0 (elaborated name: riscv_compressed_decoder_FPU0) ... (Module 172 of total 186)  done 
     (Memory Used = 8.0K(incr), 410500.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_hwloop_controller_N_REGS2 (elaborated name: riscv_hwloop_controller_N_REGS2) ... (Module 173 of total 186)  done 
     (Memory Used = 0.0K(incr), 410500.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: OAI33_X1 (elaborated name: OAI33_X1) ... (Module 174 of total 186)  done 
     (Memory Used = 8.0K(incr), 410508.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2) ... (Module 175 of total 186)  done 
     (Memory Used = 0.0K(incr), 410508.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1) ... (Module 176 of total 186)  done 
     (Memory Used = 0.0K(incr), 410508.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0) ... (Module 177 of total 186)  done 
     (Memory Used = 0.0K(incr), 410508.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: BUF_X8 (elaborated name: BUF_X8) ... (Module 178 of total 186)  done 
     (Memory Used = 0.0K(incr), 410508.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2) ... (Module 179 of total 186)  done 
     (Memory Used = 0.0K(incr), 410516.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1) ... (Module 180 of total 186)  done 
     (Memory Used = 0.0K(incr), 410516.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0) ... (Module 181 of total 186)  done 
     (Memory Used = 0.0K(incr), 410516.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_L0_buffer_RDATA_IN_WIDTH128 (elaborated name: riscv_L0_buffer_RDATA_IN_WIDTH128) ... (Module 182 of total 186)  done 
     (Memory Used = 16.0K(incr), 410532.0K(tot), Cpu Time = 0.01s(incr))
 Synthesizing module: riscv_prefetch_L0_buffer (elaborated name: riscv_prefetch_L0_buffer) ... (Module 183 of total 186)  done 
     (Memory Used = 8.0K(incr), 410540.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_if_stage_2_128_0_1a110800 (elaborated name: riscv_if_stage_2_128_0_1a110800) ... (Module 184 of total 186)  done 
     (Memory Used = 8.0K(incr), 410564.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: cluster_clock_gating (elaborated name: cluster_clock_gating) ... (Module 185 of total 186)  done 
     (Memory Used = 0.0K(incr), 410572.0K(tot), Cpu Time = 0.00s(incr))
 Synthesizing module: riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 (elaborated name: riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800) ... (Module 186 of total 186)  done 
     (Memory Used = 8.0K(incr), 410580.0K(tot), Cpu Time = 0.00s(incr))
 Synthesis completed.
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis completed: 5 sec, 9.51 sec, 411220 KB, 1307680 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis completed: 1 sec, 1.16 sec, -63296 KB, 135712 KB
Checking Rule InferBlackBox (Rule 109 of total 203) .... done (Time = 0.04s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 186
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 40185
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 50685
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 156547
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 12182, 216
Checking Rule checkCMD_mthresh (Rule 110 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM started: 5 sec, 9.64 sec, 411228 KB, 1307680 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM started: 0 sec, 0.13 sec, 8 KB, 0 KB

INFO [234]    Saving design database in directory './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/.SG_SaveRestoreDB/autogenerated__msynth_snapshot' ...
              done

##SGDEBUG [BENCHMARK_ABSOLUTE]: Saving NOM completed: 5 sec, 9.85 sec, 485020 KB, 1328204 KB
##SGDEBUG [BENCHMARK_INCR]: Saving NOM completed: 0 sec, 0.20 sec, 73792 KB, 20524 KB
     (Memory Used = 73792.0K(incr), 485020.0K(tot), Cpu Time = 0.17s(incr))
Checking Rule SGDC_waive37 (Rule 111 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_pmp_N_PMP_ENTRIES16 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_load_store_unit (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_mult_SHARED_DSP_MULT0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_alu_div (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module alu_ff (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module alu_popcnt (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_alu_SHARED_INT_DIV0_FPU0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_hwloop_regs_N_REGS2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_int_controller_PULP_SECURE1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_controller_FPU0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_compressed_decoder_FPU0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_hwloop_controller_N_REGS2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_L0_buffer_RDATA_IN_WIDTH128 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_prefetch_L0_buffer (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_if_stage_2_128_0_1a110800 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module cluster_clock_gating (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
..... SGDC semantic checks completed. (Time = 0.21s, Memory = 16.0K)
Checking Rule SGDC_testmode03 (Rule 89 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 113 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 114 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 115 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 116 of total 203) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_reset02 (Rule 117 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_reset03 (Rule 118 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup03 (Rule 119 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 120 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 121 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port03 (Rule 122 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 123 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 124 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 125 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port08 (Rule 126 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port10 (Rule 127 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port11 (Rule 128 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port12 (Rule 129 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port13 (Rule 130 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 131 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DFT_LP_LIB_DATA (Rule 132 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 133 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftVSTOPDUSetUp (Rule 134 of total 203) .... done (Time = 0.04s, Memory = 1552.0K)
Checking Rule dftVSTOPDUExit (Rule 135 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 5 sec, 10.50 sec, 413196 KB, 1328200 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 0.65 sec, -71824 KB, -4 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 5 sec, 10.53 sec, 346164 KB, 1328200 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, 0.04 sec, -67032 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 5 sec, 10.55 sec, 272852 KB, 1328200 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, 0.01 sec, -73312 KB, 0 KB
Checking Rule SGDC_assume_path05 (Rule 136 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening started: 5 sec, 10.67 sec, 275052 KB, 1328200 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening started: 0 sec, 0.12 sec, 2200 KB, 0 KB
 Flattening riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 (.lib instances separately flattened) ....
    30% completed (50000 instances created)
    61% completed (100000 instances created)
    92% completed (150000 instances created)
     (Memory Used = 37616.0K(incr), 312668.0K(tot), Cpu Time = 1.92s(incr))
 Flattening completed
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Instances = 162832
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Nets = 163718
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Terms = 394533
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Paths = 39422
##SGDEBUG [BENCHMARK_DATA]: Number of Flat Ports = 512
##SGDEBUG [BENCHMARK_DATA]: Number of Black-Box Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of Lib Instances = 6054
##SGDEBUG [BENCHMARK_DATA]: Number of ILM Instances = 0
##SGDEBUG [BENCHMARK_DATA]: Number of PRD Instances = 1164
##SGDEBUG [BENCHMARK_ABSOLUTE]: Flattening finished: 7 sec, 14.63 sec, 312668 KB, 1328200 KB
##SGDEBUG [BENCHMARK_INCR]: Flattening finished: 2 sec, 3.96 sec, 37616 KB, 0 KB
Checking Rule SGDC_set_case_analysis_LC (Rule 137 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCCheck_01 (Rule 138 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_059 (Rule 139 of total 203) .... done (Time = 0.05s, Memory = 968.0K)
Checking Rule dftSGDCSTX_060 (Rule 140 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_061 (Rule 141 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_069 (Rule 142 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftFLATDU_RFSetUp (Rule 143 of total 203) .... done (Time = 8.71s, Memory = 35088.0K)
Checking Rule dftSGDCDefineMacroCheck_02 (Rule 144 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_070 (Rule 145 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_071 (Rule 146 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Diagnose_ScanChain (Rule 147 of total 203) .... done (Time = 0.11s, Memory = 1392.0K)
Checking Rule Info_coverage (Rule 148 of total 203) .... done (Time = 3.19s, Memory = 7992.0K)
Checking Rule dftSGDCSTX_057 (Rule 149 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftUserMacroSanityCheck_01 (Rule 150 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_064 (Rule 151 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Info_DftDebugData (Rule 152 of total 203) .... done (Time = 4.17s, Memory = 992.0K)
Checking Rule Info_dft_deprecated (Rule 153 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Coverage_audit (Rule 154 of total 203) .... done (Time = 3.02s, Memory = 1480.0K)
Checking Rule Info_generated_reports (Rule 155 of total 203) .... done (Time = 0.56s, Memory = 160.0K)
Checking Rule dftFLATDU_RFExit (Rule 156 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_ComplexCell (Rule 157 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_06 (Rule 158 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmFLATDU_WL_Init (Rule 159 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_07 (Rule 160 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_08 (Rule 161 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_09 (Rule 162 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Info_random_resistance (Rule 163 of total 203) .... done (Time = 1284.13s, Memory = 6344.0K)
Checking Rule Info_x_sources (Rule 164 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmFLATDU_RFExit (Rule 165 of total 203) .... done (Time = 0.12s, Memory = -34624.0K)
Checking Rule AnalyzeBBox (Rule 166 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 87 of total 203) .... done (Time = 0.00s, Memory = 0.0K)

Applying user specified and internally generated waivers on violation database .... done (Time = 0.08s)

Generating data for Console...
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 1340456 KB for entire run at 'Info_random_resistance' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 1442916 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 653948 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 1312 sec, 1193.47 sec, 320340 KB, 1340452 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 1305 sec, 1178.85 sec, 7672 KB, 12252 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
	-ATPG_credit                                       0                    0
	-allow_clock_on_output_port                        no                   no
	-check_clock_group_violations                      no                   no
	-debug_proc                                        no                   no
	-dft3BitClock                                      off                  off
	-dftAllowClockPropagationThroughCGC                in_functional        in_functional
	-dftAutoFix                                        +RULES[nothing]+TMPORT[atrenta_generated_port_tm]+TCLKPORT[atrenta_generated_port_tclk] +RULES[nothing]+TMPORT[atrenta_generated_port_tm]+TCLKPORT[atrenta_generated_port_tclk]
	-dftCaptureCriteria                                simulation           simulation
	-dftDebugData                                      bp_off               bp_off
	-dftDesignState                                    pre_scan_stitched    pre_scan_stitched
	-dftDoLogicalRedundancyCheck                       off                  off
	-dftFlowMonitor                                    off                  off
	-dftGenerateConstraintDS                           on                   on
	-dftGenerateStuckAtFaultReport                     none                 none
	-dftInferredDriverControl                          optimistic           optimistic
	-dftMethodologyFlow                                off                  off
	-dftMethodologyFlowSeverity                        fatal                fatal
	-dftPOSDETECT_credit                               0                    0
	-dftSetAllBBScanwrapped                            off                  off
	-dftSetAllLatchT                                   off                  off
	-dftSetAllTriEnableObs                             off                  off
	-dftSetLatchFedByTClkAsT                           off                  off
	-dftShowClocksInUniqueColor                        off                  off
	-dftTMPropThruFF                                   off                  off
	-dftTestclockCycles                                30                   30
	-dftTreatBBoxAsScanwrapped                         off                  off
	-dftTreatControllableLatchTransparentForLoop       off                  off
	-dftTreatFlipFlopsAsScan                           off                  off
	-dftTreatLatchesAsTransparent                      off                  off
	-dftTreatResetAsTestMode                           off                  off
	-dftUUMarking                                      off                  off
	-dftUseOffStateOfClockInClockPropagation           on                   on
	-dft_ATPG_stuckAt_fault_report_path                UNDEFINED            UNDEFINED
	-dft_ATPG_stuckAt_fault_report_type                None                 None
	-dft_ATPG_transition_fault_report_path             UNDEFINED            UNDEFINED
	-dft_ATPG_transition_fault_report_type             None                 None
	-dft_all_scan_chains_defined                       yes                  yes
	-dft_allow_inactive_resets_from_ff                 on                   on
	-dft_allow_inactive_resets_from_scan_ff            on                   on
	-dft_allow_path_from_enable_to_cgc_clkout          off                  off
	-dft_allow_reconvergence_in_flat_cgc               off                  off
	-dft_allow_sequential_propagation_during_clock_simulation off                  off
	-dft_autofix_testclock_signal                      atrenta_generated_port_tclk atrenta_generated_port_tclk
	-dft_autofix_testmode_signal                       atrenta_generated_port_tm atrenta_generated_port_tm
	-dft_capture_clock_control_for_no_fault            FF                   FF
	-dft_cgc_enabling_condition_for_pre_scan_stitched_treatment enable_tied_te_cgc enable_missing_te_cgc enable_tied_te_cgc enable_missing_te_cgc
	-dft_cgc_pre_scan_stitched_treatment_only_to_tied_test_enable off                  off
	-dft_check_domain_crossing_for_synchronizer_inference on                   on
	-dft_check_path_name_for_instance_suffix           off                  off
	-dft_check_path_name_for_register_suffix           off                  off
	-dft_clock_shaper_preserve_root                    off                  off
	-dft_clock_tree_endpoints                          FF LD MEM BB         FF LD MEM BB
	-dft_collapse_equivalent_faults                    off                  off
	-dft_combinational_loop_analysis_effort_level      1                    1
	-dft_conn_check_pulse_based_sensitized_path        on                   on
	-dft_conn_enable_dt_watch_storage                  off                  off
	-dft_conn_group_show_status                        off                  off
	-dft_conn_treat_fail_as_strict_fail                off                  off
	-dft_conn_treat_pass_as_strict_pass                on                   on
	-dft_coverage_report_depth                         0                    0
	-dft_dc_enable_utp_rpt                             on                   on
	-dft_dc_tp_clock_info                              on                   off
	-dft_dc_tp_count                                   -1                   -1
	-dft_dc_tp_honor_no_test_point_for_target          all                  all
	-dft_dc_tp_register_sharing_ratio                  0                    0
	-dft_dc_tp_rrf_percent                             -1                   -1
	-dft_dc_tp_ta_percent                              -1                   -1
	-dft_debug_scan_coverage                           off                  off
	-dft_debug_simulation_condition                    off                  off
	-dft_dedicated_wrapper_module_name_pattern         wc_d1                wc_d1
	-dft_detect_shadow_latches                         on                   on
	-dft_disable_hanging_net_drivers                   off                  off
	-dft_disable_implicit_msg_group_report             off                  off
	-dft_disable_synchronizer_inference                off                  off
	-dft_disable_truthtable_approach                   both                 both
	-dft_dmx_fifo                                      undef                undef
	-dft_enable_CRG_01                                 off                  off
	-dft_enable_auto_wrapper_inference                 off                  off
	-dft_enable_bp_optimization                        on                   on
	-dft_enable_checks_for_all_cgc                     off                  off
	-dft_enable_clock_pin_for_clock_11                 off                  off
	-dft_enable_multiple_threads                       on                   on
	-dft_enable_netlist_for_analyzer                   on                   off
	-dft_enable_old_naming_search                      off                  off
	-dft_enable_shadow_wrapper_test_points             on                   on
	-dft_enable_tcl_based_user_macro                   off                  off
	-dft_enable_test_point_flow                        on                   off
	-dft_enable_upf_configurability                    off                  off
	-dft_force_no_scan_impacted_registers_threshold    50                   50
	-dft_generate_design_characteristics_report        off                  off
	-dft_generate_empty_msg_group_report               on                   on
	-dft_generate_no_fault_and_add_fault_report        on                   on
	-dft_generate_robustness_audit_report              on                   on
	-dft_generate_wrp_01_expected_unwrapped_ports_info off                  off
	-dft_hold_mux_for_shared_wrapper_cells             off                  off
	-dft_identify_equivalent_faults                    off                  off
	-dft_identify_lockup_latch_only_through_buffers    off                  off
	-dft_ignore_constant_supply_flip_flops             off                  off
	-dft_ignore_inout_ports_as_driver                  on                   on
	-dft_ignore_test_mode_driver_for_async_as_data     off                  off
	-dft_ignore_unate_reconvergence                    on                   on
	-dft_ignore_unused_x_sources                       off                  off
	-dft_ignore_x_sources                              UIO_MCP_FP_CL_HN_MD  none
	-dft_infer_clock_gating_cell                       hierarchical         hierarchical
	-dft_infer_clock_gating_cell_test_enable           TEST_ENABLE SCAN_ENABLE TEN TE T SE TEST_EN TEST_ENABLE SCAN_ENABLE TEN TE T SE TEST_EN
	-dft_infer_flop_enable                             E EN LH ENABLE DEN   E EN LH ENABLE DEN
	-dft_infer_mux                                     off                  off
	-dft_infer_sequential_propagation_as_no_scan       off                  off
	-dft_infer_ser_redundancy_cell_enable              off                  off
	-dft_infer_shift_registers                         off                  off
	-dft_infer_tp_clock                                on                   on
	-dft_info_x_source_show_rrf_probabilities          off                  off
	-dft_insert_rrf_tp                                 off                  off
	-dft_lib_cgc_ignore_enable_polarity                on                   on
	-dft_list_latches_of_type                          off                  off
	-dft_loadable_non_scan_cells                       off                  off
	-dft_mark_scan_flip_flop_observability_based_on_capture_clock off                  off
	-dft_max_files_in_a_directory                      2000                 2000
	-dft_max_flops_in_diagnose_scan_chain_violation_schematic 3                    3
	-dft_maximum_number_of_messages_with_spreadsheet   1000                 1000
	-dft_maximum_number_of_rows_with_schematic         10                   10
	-dft_one_hot_clock_pulse_limit                     1                    1
	-dft_pattern_count                                 1024                 8000
	-dft_pos_detect_fault_analysis                     off                  off
	-dft_potential_clock_name_patterns                 clk clock            clk clock
	-dft_potential_enable_name_patterns                en rst set clr clear tmode testmode test_mode test_se en rst set clr clear tmode testmode test_mode test_se
	-dft_power_ground_signal_list                      GND GROUND POWER VCC VDD VSS GND GROUND POWER VCC VDD VSS
	-dft_report_flat_one_dimensional_name_in_pinwise_fault_report off                  off
	-dft_reset_pin_blockage_computation_only_based_on_other_async_pins off                  off
	-dft_rrf_consider_ta_testpoints                    on                   on
	-dft_rrf_display_limit                             low                  low
	-dft_rrf_generate_fault_report                     off                  off
	-dft_rrf_include_untestable_logic                  off                  off
	-dft_rrf_tp_auto_adjust_effort                     off                  off
	-dft_rrf_tp_candidate_percent                      0                    0
	-dft_rrf_tp_cnt_tp_count                           0                    0
	-dft_rrf_tp_count                                  -1                   -1
	-dft_rrf_tp_count_for_cutoff_incremental_gain      1                    1
	-dft_rrf_tp_cutoff_incremental_gain                0.00                 0.00
	-dft_rrf_tp_debug                                  0                    0
	-dft_rrf_tp_effort_level                           medium               medium
	-dft_rrf_tp_generate_dc_report                     on                   on
	-dft_rrf_tp_ignore_generated_nets                  on                   on
	-dft_rrf_tp_mt_pool                                on                   on
	-dft_rrf_tp_prob_delta                             0                    0
	-dft_rrf_tp_report_final_coverage                  off                  off
	-dft_rrf_tp_target_test_coverage                   99.99                99.99
	-dft_rrf_tp_thread_count                           8                    8
	-dft_rrf_tp_type                                   both                 both
	-dft_rrf_tp_use_cache                              0                    0
	-dft_rrf_tp_use_multiple_threads                   on                   on
	-dft_rrf_tp_use_pdt_gradient                       off                  off
	-dft_rule_list_for_msg_group_report                all                  all
	-dft_scannable_latches                             off                  off
	-dft_set_probability_analysis_precision            double               double
	-dft_set_scan_wrap_on_memory                       on                   on
	-dft_set_thread_count                              8                    8
	-dft_set_thread_life                               analysis             analysis
	-dft_severity_list_for_msg_group_report            all                  all
	-dft_show_rule_name_in_audit                       on                   on
	-dft_show_scan_clock_tree                          2                    2
	-dft_show_schematic_info_in_coverage_audit         off                  off
	-dft_show_spreadsheet_path_in_message              on                   on
	-dft_stil2sgdc_large_event_flow                    on                   on
	-dft_stil2sgdc_report_fatal_as_error               off                  off
	-dft_stop_simulation_at_mux_with_unknown_select    off                  off
	-dft_store_tcl_query_data                          sg_shell             sg_shell
	-dft_suggest_potential_constraints                 on                   on
	-dft_support_flip_flop_bank                        on                   on
	-dft_support_special_flops                         on                   on
	-dft_synthesis_view_expand_macros                  off                  off
	-dft_target_random_pattern_fault_coverage          0                    0
	-dft_target_random_pattern_test_coverage           0                    0
	-dft_target_stuck_at_fault_coverage                0                    0
	-dft_target_stuck_at_test_coverage                 0                    0
	-dft_tmax_compatibility                            off                  off
	-dft_tmm_flow_encryption_enable                    off                  off
	-dft_tp_allowed_path_depth                         0                    0
	-dft_tp_analysis_sequence                          ta_rrf               ta_rrf
	-dft_tp_enable_target_tag                          off                  off
	-dft_tp_for_core_wrapped_designs                   off                  off
	-dft_tp_for_port                                   off                  off
	-dft_tp_honor_udtp                                 on                   on
	-dft_treat_primary_inputs_as_x_source              off                  off
	-dft_treat_primary_outputs_as_unobservable         off                  off
	-dft_treat_primary_port_as_valid_clock_point_for_cgc_check off                  off
	-dft_treat_scanin_as_stop_point                    off                  off
	-dft_treat_suffix_as_pattern                       off                  off
	-dft_use_cumulative_fault_status                   off                  off
	-dft_use_fsdb_for_test_setup                       off                  off
	-dft_use_n_cycle_capture                           1                    1
	-dft_use_net_name_for_scan_chain_signature         off                  off
	-dft_use_one_hot_clock_pulse                       off                  off
	-dft_use_simulation_based_unblocked_path_check_for_scan_chain_tracing off                  off
	-dft_use_specified_and_inferred_clocks             off                  off
	-dft_use_stable_simulation_conditions              off                  off
	-dft_x_sources_display_limit                       low                  low
	-dft_xs_tp_min_capture_points                      1                    1
	-faultAnnotation                                   off                  off
	-force_genclk_for_txv                              no                   no
	-fusa_sff_file_path                                fusa_no_path         fusa_no_path
	-ignoreBlackBoxDuringSimulation                    off                  off
	-ignoreBlackBoxDuringTestability                   off                  off
	-library_gen_clock_naming                          yes                  yes
	-netlist_clock_polarity                            yes                  yes
	-populate_comboelements_for_minmax_in_fromto       no                   no
	-post_clock_group_population                       no                   no
	-preserve_path                                     no                   no
	-pt                                                no                   yes
	-show_all_sdc_violations                           no                   no
	-show_sdc_progress                                 no                   no
	-suppress_sdc_violation_in_abstract                no                   no
	-tc_cache_empty_collections                        no                   no
	-tc_disable_caching                                no                   no
	-tc_disable_ignored_command_dump                   yes                  yes
	-tc_enable_sdc_393                                 no                   no
	-tc_ignored_commands                               unspecified          unspecified
	-tc_stop_parsing_ignored_commands                  yes                  yes
	-truncate_through                                  yes                  yes
	-useFirstSource                                    off                  off
	-write_sdc                                         no                   no
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
 Info_fusa_failure_mode         dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_diagnostic_coverage       dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_fusa_modal_signals        dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_permanent_error_propagation dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_soft_error_propagation    dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_transitionCoverage_audit  dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_self_gating_logic         dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_dftmax_configuration      dft_dsm         No             - FLATDU2_PRD_WL   -               
 TC_05                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 TC_04                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 TC_03                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 TC_02                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 TC_01                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SP_05                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SP_04                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SP_03                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SP_02                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SP_01                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_06                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_05                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_04                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_03                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_02                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_01                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_Sanity_05                   dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_Sanity_04                   dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_Sanity_03                   dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_Sanity_02                   dft_dsm         No             - FLATDU2_PRD_WL   -               
 SE_Sanity_01                   dft_dsm         No             - FLATDU2_PRD_WL   -               
 PLL_03                         dft_dsm         No             - FLATDU2_PRD_WL   -               
 PLL_02                         dft_dsm         No             - FLATDU2_PRD_WL   -               
 PLL_01                         dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_enabledFlops              dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_Top_SGDC_Report           dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_IP_Report                 dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_Atspeed_21                dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_noAtspeed                 dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_atspeedClockSynchronization dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_faultNode                 dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_transitionCoverage        dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_atSpeedFrequency_EnableConflict dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_atSpeedFrequency          dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_atSpeedClock              dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_atSpeedDomain             dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_atpg_conflict             dft_dsm         No             - FLATDU2_PRD_WL   -               
 Info_freqAssignTable           dft_dsm         No             - SETUP          -               
 Diagnose_04                    dft_dsm         No             - FLATDU2_PRD_WL   -               
 Diagnose_03                    dft_dsm         No             - FLATDU2_PRD_WL   -               
 Diagnose_02                    dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_consistency                 dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_generateReport              dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_08                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_07                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_06                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_05                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_04                          dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_03_atspeed                  dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_03_capture                  dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_02_atspeed                  dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_02_capture                  dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_01_atspeed                  dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_01_capture                  dft_dsm         No             - FLATDU2_PRD_WL   -               
 CG_01_shift                    dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_34                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_33                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_32                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_31                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_30                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_29                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_27                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_26                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_25                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_24                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_23                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_22                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_21                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_20                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_19                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_17_captureatspeed      dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_17_capture             dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_17_shift               dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_15                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_14                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_13                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_12                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_11                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_10                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_09                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_08                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_07                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_06                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_05                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_04                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_03                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 Atspeed_01                     dft_dsm         No             - FLATDU2_PRD_WL   -               
 dsmBlockDU_ReadSDC             dft_dsm         No             - FLATBLOCKDU    -               
 dftDsmConstraintCheck_05(VHDL   ) dft_dsm         No             - ELABDU         -               
 dftDsmConstraintCheck_04(Verilog) dft_dsm         No             - ELABDU         -               
 WRP_02                         dft             No             - FLATDU2_PRD_WL   -               
 WRP_01                         dft             No             - FLATDU2_PRD_WL   -               
 Tristate_18                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_17                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_16                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_15                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_14                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_13                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_12                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_11                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_10                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_09                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_08_shift              dft             No             - FLATDU2_PRD_WL   -               
 Tristate_08_capture            dft             No             - FLATDU2_PRD_WL   -               
 Tristate_07_shift              dft             No             - FLATDU2_PRD_WL   -               
 Tristate_07_capture            dft             No             - FLATDU2_PRD_WL   -               
 Tristate_06                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_05                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_04_shift              dft             No             - FLATDU2_PRD_WL   -               
 Tristate_04_capture            dft             No             - FLATDU2_PRD_WL   -               
 Tristate_03                    dft             No             - FLATDU2_PRD_WL   -               
 Tristate_01                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_17                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_16                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_15                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_14                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_13                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_12                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_11                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_10                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_09                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_07_flat               dft             No             - FLATDU2_PRD_WL   -               
 Topology_05                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_04                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_03                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_02                    dft             No             - FLATDU2_PRD_WL   -               
 Topology_01                    dft             No             - FLATDU2_PRD_WL   -               
 TA_10                          dft             No             - FLATDU2_PRD_WL   -               
 TA_09                          dft             No             - FLATDU2_PRD_WL   -               
 TA_08                          dft             No             - FLATDU2_PRD_WL   -               
 TA_07                          dft             No             - FLATDU2_PRD_WL   -               
 TA_06                          dft             No             - FLATDU2_PRD_WL   -               
 TA_02                          dft             No             - FLATDU2_PRD_WL   -               
 TA_01                          dft             No             - FLATDU2_PRD_WL   -               
 Scan_11                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_49                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_48                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_47                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_46                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_45                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_44                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_43                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_42                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_41                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_40                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_39                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_38                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_36                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_35                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_34                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_33                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_32                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_31                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_30                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_29                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_28                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_27                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_26                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_25                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_24                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_23                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_22                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_21                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_20                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_19                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_18                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_17                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_16                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_08                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_07                        dft             No             - FLATDU2_PRD_WL   -               
 Scan_06                        dft             No             - FLATDU2_PRD_WL   -               
 RAM_11                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_10                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_09                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_08                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_07                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_06                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_05                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_04                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_03                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_02                         dft             No             - FLATDU2_PRD_WL   -               
 RAM_01                         dft             No             - FLATDU2_PRD_WL   -               
 Power_01                       dft             No             - FLATDU2_PRD_WL   -               
 Info_latchMapping              dft             No             - FLATDU2_PRD_WL   -               
 Info_latch                     dft             No             - FLATDU2_PRD_WL   -               
 Latch_19                       dft             No             - FLATDU2_PRD_WL   -               
 Latch_18                       dft             No             - FLATDU2_PRD_WL   -               
 Latch_16                       dft             No             - FLATDU2_PRD_WL   -               
 Latch_15                       dft             No             - FLATDU2_PRD_WL   -               
 Latch_10                       dft             No             - FLATDU2_PRD_WL   -               
 Latch_08                       dft             No             - FLATDU2_PRD_WL   -               
 Latch_06                       dft             No             - FLATDU2_PRD_WL   -               
 Latch_04                       dft             No             - FLATDU2_PRD_WL   -               
 Latch_02                       dft             No             - FLATDU2_PRD_WL   -               
 Latch_01                       dft             No             - FLATDU2_PRD_WL   -               
 Conn_12                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_11                        dft             No             - FLATDU2_PRD_WL   -               
 Soc_12                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_11                         dft             No             - FLATDU2_PRD_WL   -               
 Info_define_tag                dft             No             - FLATDU2_PRD_WL   -               
 Conn_19                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_18                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_17                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_16                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_15                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_14                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_10                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_09                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_08                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_07                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_02                        dft             No             - FLATDU2_PRD_WL   -               
 Conn_01                        dft             No             - FLATDU2_PRD_WL   -               
 CR_06                          dft             No             - FLATDU2_PRD_WL   -               
 CR_05                          dft             No             - SETUP          -               
 CR_04                          dft             No             - SETUP          -               
 CR_03                          dft             No             - SETUP          -               
 CR_02                          dft             No             - SETUP          -               
 CR_01                          dft             No             - SETUP          -               
 Soc_14                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_10                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_09                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_08                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_07_Info                    dft             No             - FLATDU2_PRD_WL   -               
 Soc_07                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_06                         dft             No             - VSTOPDU        -               
 Soc_04                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_02_Info                    dft             No             - FLATDU2_PRD_WL   -               
 Soc_02                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_01_Info                    dft             No             - FLATDU2_PRD_WL   -               
 Soc_01                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_00                         dft             No             - FLATDU2_PRD_WL   -               
 Soc_05                         dft             No             - FLATDU2_PRD_WL   -               
 Clock_30                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_29                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_28                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_27                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_26                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_25                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_24                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_23                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_22                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_21                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_18                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_17                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_16                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_14                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_11_capture               dft             No             - FLATDU2_PRD_WL   -               
 Clock_11                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_10                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_09                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_08                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_05                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_04                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_03                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_02                       dft             No             - FLATDU2_PRD_WL   -               
 Clock_01                       dft             No             - FLATDU2_PRD_WL   -               
 BIST_05                        dft             No             - FLATDU2_PRD_WL   -               
 BIST_04                        dft             No             - FLATDU2_PRD_WL   -               
 BIST_03                        dft             No             - FLATDU2_PRD_WL   -               
 BIST_02                        dft             No             - FLATDU2_PRD_WL   -               
 BIST_01                        dft             No             - FLATDU2_PRD_WL   -               
 Async_17                       dft             No             - FLATDU2_PRD_WL   -               
 Async_16                       dft             No             - FLATDU2_PRD_WL   -               
 Async_15                       dft             No             - FLATDU2_PRD_WL   -               
 Async_13                       dft             No             - FLATDU2_PRD_WL   -               
 Async_12                       dft             No             - FLATDU2_PRD_WL   -               
 Async_11                       dft             No             - FLATDU2_PRD_WL   -               
 Async_10                       dft             No             - FLATDU2_PRD_WL   -               
 Async_09                       dft             No             - FLATDU2_PRD_WL   -               
 Async_08                       dft             No             - FLATDU2_PRD_WL   -               
 Async_07Lssd                   dft             No             - FLATDU2_PRD_WL   -               
 Async_07                       dft             No             - FLATDU2_PRD_WL   -               
 Async_06                       dft             No             - FLATDU2_PRD_WL   -               
 Async_05                       dft             No             - FLATDU2_PRD_WL   -               
 Async_04                       dft             No             - FLATDU2_PRD_WL   -               
 Async_03                       dft             No             - FLATDU2_PRD_WL   -               
 Async_02_shift                 dft             No             - FLATDU2_PRD_WL   -               
 Async_02_capture               dft             No             - FLATDU2_PRD_WL   -               
 Async_01                       dft             No             - FLATDU2_PRD_WL   -               
 Info_wrapper_logic             dft             No             - FLATDU2_PRD_WL   -               
 Info_dBist                     dft             No             - FLATDU2_PRD_WL   -               
 Info_scanwrap                  dft             No             - FLATDU2_PRD_WL   -               
 Info_blackboxDriver            dft             No             - FLATDU2_PRD_WL   -               
 Info_addFault                  dft             No             - FLATDU2_PRD_WL   -               
 Info_stilFile                  dft             No             - FLATDU2_PRD_WL   -               
 Info_scanchain                 dft             No             - FLATDU2_PRD_WL   -               
 Info_inferredNoScan            dft             No             - FLATDU2_PRD_WL   -               
 Info_forcedScan                dft             No             - FLATDU2_PRD_WL   -               
 Info_noScan                    dft             No             - FLATDU2_PRD_WL   -               
 Info_noFault                   dft             No             - FLATDU2_PRD_WL   -               
 Info_memories                  dft             No             - FLATDU2_PRD_WL   -               
 Info_memoryforce               dft             No             - FLATDU2_PRD_WL   -               
 Info_memorywritedisable        dft             No             - FLATDU2_PRD_WL   -               
 dftSGDCSTX_081                 dft             No             - VSTOPDU        -               
 Info_testclock                 dft             No             - FLATDU2_PRD_WL   -               
 Info_unstable_testmode_registers dft             No             - FLATDU2_PRD_WL   -               
 Info_testmode_conflict_01      dft             No             - FLATDU2_PRD_WL   -               
 Info_testmode                  dft             No             - FLATDU2_PRD_WL   -               
 Info_undetectCause             dft             No             - FLATDU2_PRD_WL   -               
 Info_coverageAtGateLevel       dft             No             - FLATDU2_PRD_WL   -               
 Info_potDetectable             dft             No             - FLATDU2_PRD_WL   -               
 Info_logicalRedundant          dft             No             - FLATDU2_PRD_WL   -               
 Info_untestable                dft             No             - FLATDU2_PRD_WL   -               
 Info_unobservable              dft             No             - FLATDU2_PRD_WL   -               
 Info_pwrGndSim                 dft             No             - FLATDU2_PRD_WL   -               
 Info_path                      dft             No             - FLATDU2_PRD_WL   -               
 Info_uncontrollable            dft             No             - FLATDU2_PRD_WL   -               
 Info_unused                    dft             No             - FLATDU2_PRD_WL   -               
 Info_synthRedundant            dft             No             - FLATDU2_PRD_WL   -               
 Info_selective_test_point      dft             No             - FLATDU2_PRD_WL   -               
 Info_levelize                  dft             No             - FLATDU2_PRD_WL   -               
 Diagnose_testclock             dft             No             - FLATDU2_PRD_WL   -               
 Diagnose_testmode              dft             No             - FLATDU2_PRD_WL   -               
 CreateDebugSGDC                dft             No             - FLATDU2_PRD_WL   -               
 dumpBlackBox                   dft             No             - FLATDU2_PRD_WL   -               
 dftMultiplyDrivenPowerRail     dft             No             - FLATDU2_PRD_WL   -               
 Clock_06                       dft             No             - VSTOPDU        -               
 Topology_07_rtl      (Verilog) dft             No             - RTLTOPDU       -               
 dftSGDCExistence_00            dft             No             - RTLALLDULIST   -               
 dftAutoFixSelective            dft             No             - FLATDU2_PRD_WL   -               
 dsmFLATDU_RFExit               dft_dsm         Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCDefineSerRedundancyCellCheck dft_dsm         Yes            0 SETUP          -               
 Info_x_sources                 dft_dsm         Yes            1 FLATDU2_PRD_WL   -               
 Info_random_resistance         dft_dsm         Yes            2 FLATDU2_PRD_WL   -               
 dftDsmConstraintCheck_09       dft_dsm         Yes            0 FLATDU2_PRD_WL   -               
 dftDsmConstraintCheck_08       dft_dsm         Yes            0 FLATDU2_PRD_WL   -               
 dftDsmConstraintCheck_07       dft_dsm         Yes            0 FLATDU2_PRD_WL   -               
 dsmFLATDU_WL_Init              dft_dsm         Yes            0 FLATDU2_PRD_WL   -               
 dsmVSTOPDU_Init                dft_dsm         Yes            0 VSDU           -               
 dftDsmConstraintCheck_06       dft_dsm         Yes            0 FLATDU2_PRD_WL   -               
 dftDsmConstraintCheck_ComplexCell dft_dsm         Yes            0 FLATDU2_PRD_WL   -               
 dftDsmConstraintCheck_02       dft_dsm         Yes            0 SETUP          -               
 dftDsmConstraintCheck_01       dft_dsm         Yes            0 SETUP          -               
 dsmCumulativeFaultStatusFileCheck dft_dsm         Yes            0 SETUP          -               
 dsmSetup                       dft_dsm         Yes            0 SETUP          -               
 dsmParamCheck_00               dft_dsm         Yes            0 SETUP          -               
 dftFLATDU_RFExit               dft             Yes            0 FLATDU2_PRD_WL   -               
 Info_generated_reports         dft             Yes            2 FLATDU2_PRD_WL   -               
 Coverage_audit                 dft             Yes           11 FLATDU2_PRD_WL   -               
 Info_dft_deprecated            dft             Yes            0 FLATDU2_PRD_WL   -               
 Info_DftDebugData              dft             Yes            1 FLATDU2_PRD_WL   -               
 dftSGDCSTX_083                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_082                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_080                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_079                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_078                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_077                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_076                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_074                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_072                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_068                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_067                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_066                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_065                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_064                 dft             Yes            0 FLATDU2_PRD_WL   -               
 dftUserMacroSanityCheck_01     dft             Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCSTX_063                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_062                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_057                 dft             Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCSTX_055                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_054                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_053                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_051                 dft             Yes            0 SETUP          -               
 Info_stil_to_sgdc              dft             Yes            0 SETUP          -               
 Info_coverage                  dft             Yes            1 FLATDU2_PRD_WL   -               
 Diagnose_ScanChain             dft             Yes            0 FLATDU2_PRD_WL   -               
 dftParamCheck_02               dft             Yes            0 SETUP          -               
 dftParamCheck_01               dft             Yes            0 SETUP          -               
 dftParamCheck_00               dft             Yes            0 SETUP          -               
 dftSGDCSTX_075                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_071                 dft             Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCSTX_070                 dft             Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCDefineMacroCheck_02     dft             Yes            0 FLATDU2_PRD_WL   -               
 dftFLATDU_RFSetUp              dft             Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCSTX_069                 dft             Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCSTX_061                 dft             Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCSTX_060                 dft             Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCSTX_059                 dft             Yes            0 FLATDU2_PRD_WL   -               
 dftSGDCCheck_01                dft             Yes            0 FLATDU2_PRD_WL   -               
 dftVSTOPDUExit                 dft             Yes            0 VSTOPDU        -               
 dftVSTOPDUSetUp                dft             Yes            0 VSTOPDU        -               
 dftRTLTOPDUExit                dft             Yes            0 RTLTOPDU       -               
 dftOptional_Constraint_Check   dft             Yes            1 RTLTOPDU       -               
 dftMandatory_Constraint_Check  dft             Yes            0 RTLTOPDU       -               
 dftRTLTOPDUSetUp               dft             Yes            0 RTLTOPDU       -               
 dftCumulativeFaultStatusFileCheck dft             Yes            0 SETUP          -               
 dftSGDCSTX_058                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_073                 dft             Yes            0 SETUP          -               
 dftSGDCSTX_000                 dft             Yes            0 SETUP          -               
 dftSFFCheck_00                 dft             Yes            0 SETUP          -               
 dftSGDCCheck_00                dft             Yes            0 SETUP          -               
 dftSGDCDefineMacroCheck_01     dft             Yes            0 SETUP          -               
 DFT_LP_LIB_DATA                dft             Yes            0 VSTOPDU        -               
 DFT_LP_POWERDATA_CHECK         dft             Yes            0 SETUP          -               
 dftSetup                       dft             Yes            0 SETUP          -               
 CheckCelldefine      (Verilog) SpyGlass        Yes            1 RTLDULIST      -               
 ElabSummary                    SpyGlass        Yes            1 SETUP          -               
 DetectTopDesignUnits           SpyGlass        Yes            1 RTLALLDULIST   -               
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')

##status : SpyGlass Rule Checking Complete.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Template/Goal Run  :      sg_dft_testpoint_analysis
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      3 information messages
      Found 1 top module:
         riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800   (file: riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v)

   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy dft         :      0 error,      0 warning,     16 information messages
   Policy dft_dsm     :      0 error,      0 warning,      3 information messages
   -------------------------------------------------------------------------------------
   Total              :      0 error,      0 warning,     22 information messages

  Total Number of Generated Messages     :        22 (0 error, 0 warning, 22 Infos)
  Number of Reported Messages            :        22 (0 error, 0 warning, 22 Infos)

---------------------------------------------------------------------------------------------



SpyGlass Rule Checking Complete.

Generating moresimple report from './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass.vdb' to './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass.vdb' to './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/no_msg_reporting_rules.rpt' ....

Policy specific data (reports) are present in the directory './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './sg_config/consolidated_reports/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_sg_dft_testpoint_analysis/'.


---------------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------------
   Goal Run           :      sg_dft_testpoint_analysis
   Top Module         :      riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800
---------------------------------------------------------------------------------------------------
   Reports Directory: 
   /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.14525.0/sg_config/consolidated_reports/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_sg_dft_testpoint_analysis/ 

   SpyGlass LogFile: 
    /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.14525.0/sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass.log 

   Standard Reports: 
     moresimple.rpt          no_msg_reporting_rules.rpt       

   HTML report:
    /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.14525.0/sg_config/html_reports/goals_summary.html
  

   Technology Reports:  
     <Not Available>
   
   
---------------------------------------------------------------------------------------------------
   Goal Violation Summary:
       Waived   Messages:                      0 Errors,      0 Warnings,      0 Infos
       Reported Messages:         0 Fatals,    0 Errors,      0 Warnings,     22 Infos
---------------------------------------------------------------------------------------------------
   
   Technology Summary: DFT   
       Random pattern fault coverage = 58.9%
       Random pattern test coverage = 60.3%
       Stuck-at fault coverage = 97.6%
       Stuck-at test coverage = 100.0%
       Percentage of scannable flops = 100.0%
---------------------------------------------------------------------------------------------------
 
SpyGlass Exit Code 0 (Rule-checking completed without errors or warnings)
SpyGlass total run-time is 00:19:54 (1194 secs)
SpyGlass total cpu-time is 1312 secs
SpyGlass run completed at 04:38:52 PM on Jan 13 2022
