$date
  Thu Nov 14 14:11:35 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! i0 $end
$var reg 1 " i1 $end
$var reg 1 # i2 $end
$var reg 1 $ o $end
$scope module uut $end
$var reg 1 % i0 $end
$var reg 1 & i1 $end
$var reg 1 ' i2 $end
$var reg 1 ( o $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + i0_not $end
$scope module mux_4bit1 $end
$var reg 1 , i0 $end
$var reg 1 - i1 $end
$var reg 1 . i2 $end
$var reg 1 / i3 $end
$var reg 1 0 c0 $end
$var reg 1 1 c1 $end
$var reg 1 2 s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
1$
1%
0&
0'
1(
0)
1*
0+
1,
1-
0.
0/
00
01
12
#10000000
1#
1'
11
#20000000
1"
0#
0$
1&
0'
0(
10
01
02
#30000000
1#
1'
11
#40000000
0!
0"
0#
0%
0&
0'
1+
0,
1/
00
01
#50000000
1#
1$
1'
1(
11
12
#60000000
1"
0#
0$
1&
0'
0(
10
01
02
#70000000
1#
1$
1'
1(
11
12
