{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509729545328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509729545333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 19:19:05 2017 " "Processing started: Fri Nov 03 19:19:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509729545333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729545333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_timer -c digital_timer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_timer -c digital_timer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729545333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509729545768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_timer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_timer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_timer_top " "Found entity 1: digital_timer_top" {  } { { "digital_timer_top.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/clk_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_99.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_99.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_99 " "Found entity 1: counter_99" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/binary_to_BCD.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_display " "Found entity 1: segment_display" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560152 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "seg_2 digital_timer_top.v(15) " "Verilog HDL Module Declaration error at digital_timer_top.v(15): top module port \"seg_2\" is not found in the port list" {  } { { "digital_timer_top.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 15 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1509729560180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509729560276 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 03 19:19:20 2017 " "Processing ended: Fri Nov 03 19:19:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509729560276 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509729560276 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509729560276 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560276 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509729545328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509729545333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 19:19:05 2017 " "Processing started: Fri Nov 03 19:19:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509729545333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729545333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_timer -c digital_timer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_timer -c digital_timer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729545333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509729545768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_timer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_timer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_timer_top " "Found entity 1: digital_timer_top" {  } { { "digital_timer_top.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/clk_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_99.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_99.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_99 " "Found entity 1: counter_99" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/binary_to_BCD.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_display " "Found entity 1: segment_display" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729560152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560152 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "seg_2 digital_timer_top.v(15) " "Verilog HDL Module Declaration error at digital_timer_top.v(15): top module port \"seg_2\" is not found in the port list" {  } { { "digital_timer_top.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 15 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1509729560180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509729560276 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 03 19:19:20 2017 " "Processing ended: Fri Nov 03 19:19:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509729560276 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509729560276 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509729560276 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729560276 ""}
