// Library - 16nm, Cell - WCHB_Read, View - schematic
// LAST TIME SAVED: Apr 25 22:08:40 2015
// NETLIST TIME: May 26 21:35:38 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module WCHB_Read (Lack, Out, L0, L1, Rack);


input  Rack;

output [3:0]  Out;
output [1:0]  Lack;

input [1:0]  L1;
input [1:0]  L0;

// Buses in the design

wire  [0:1]  n0;

wire  [0:1]  n1;

wire  [0:3]  \~Out ;

wire  [0:3]  m;

