Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Oct  1 18:02:24 2021
| Host         : Sam-System-3000 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.468        0.000                      0                  256        0.144        0.000                      0                  256        4.500        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.468        0.000                      0                  256        0.144        0.000                      0                  256        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 3.190ns (56.973%)  route 2.409ns (43.027%))
  Logic Levels:           14  (CARRY4=13 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  f/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.396    f/count_reg[40]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.510 r  f/count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.510    f/count_reg[44]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.844 r  f/count_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.844    c/count_reg[50]_0[1]
    SLICE_X4Y93          FDRE                                         r  c/count_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.603    15.026    c/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  c/count_reg[49]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    15.311    c/count_reg[49]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 3.095ns (56.231%)  route 2.409ns (43.769%))
  Logic Levels:           14  (CARRY4=13 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  f/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.396    f/count_reg[40]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.510 r  f/count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.510    f/count_reg[44]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.749 r  f/count_reg[48]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.749    c/count_reg[50]_0[2]
    SLICE_X4Y93          FDRE                                         r  c/count_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.603    15.026    c/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  c/count_reg[50]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    15.311    c/count_reg[50]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 3.079ns (56.103%)  route 2.409ns (43.897%))
  Logic Levels:           14  (CARRY4=13 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  f/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.396    f/count_reg[40]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.510 r  f/count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.510    f/count_reg[44]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.733 r  f/count_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.733    c/count_reg[50]_0[0]
    SLICE_X4Y93          FDRE                                         r  c/count_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.603    15.026    c/clk_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  c/count_reg[48]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.062    15.311    c/count_reg[48]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 3.076ns (56.079%)  route 2.409ns (43.921%))
  Logic Levels:           13  (CARRY4=12 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  f/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.396    f/count_reg[40]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.730 r  f/count_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.730    c/count_reg[47]_0[1]
    SLICE_X4Y92          FDRE                                         r  c/count_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.602    15.025    c/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  c/count_reg[45]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062    15.310    c/count_reg[45]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 3.055ns (55.910%)  route 2.409ns (44.090%))
  Logic Levels:           13  (CARRY4=12 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  f/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.396    f/count_reg[40]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.709 r  f/count_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.709    c/count_reg[47]_0[3]
    SLICE_X4Y92          FDRE                                         r  c/count_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.602    15.025    c/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  c/count_reg[47]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062    15.310    c/count_reg[47]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 2.981ns (55.305%)  route 2.409ns (44.695%))
  Logic Levels:           13  (CARRY4=12 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  f/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.396    f/count_reg[40]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.635 r  f/count_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.635    c/count_reg[47]_0[2]
    SLICE_X4Y92          FDRE                                         r  c/count_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.602    15.025    c/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  c/count_reg[46]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062    15.310    c/count_reg[46]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.965ns (55.172%)  route 2.409ns (44.828%))
  Logic Levels:           13  (CARRY4=12 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.396 r  f/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.396    f/count_reg[40]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.619 r  f/count_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.619    c/count_reg[47]_0[0]
    SLICE_X4Y92          FDRE                                         r  c/count_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.602    15.025    c/clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  c/count_reg[44]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.062    15.310    c/count_reg[44]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.962ns (55.147%)  route 2.409ns (44.853%))
  Logic Levels:           12  (CARRY4=11 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.616 r  f/count_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.616    c/count_reg[43]_0[1]
    SLICE_X4Y91          FDRE                                         r  c/count_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.602    15.025    c/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  c/count_reg[41]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.062    15.310    c/count_reg[41]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.941ns (54.971%)  route 2.409ns (45.029%))
  Logic Levels:           12  (CARRY4=11 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.595 r  f/count_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.595    c/count_reg[43]_0[3]
    SLICE_X4Y91          FDRE                                         r  c/count_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.602    15.025    c/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  c/count_reg[43]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.062    15.310    c/count_reg[43]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 f/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/count_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 2.867ns (54.339%)  route 2.409ns (45.661%))
  Logic Levels:           12  (CARRY4=11 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.642     5.245    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419     5.664 r  f/FSM_onehot_state_reg[0]/Q
                         net (fo=104, routed)         1.980     7.643    f/state[0]
    SLICE_X5Y81          LUT5 (Prop_lut5_I0_O)        0.325     7.968 r  f/count[0]_i_10/O
                         net (fo=1, routed)           0.430     8.398    f/count[0]_i_10_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858     9.256 r  f/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     9.256    f/count_reg[0]_i_2__2_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  f/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.370    f/count_reg[4]_i_1__2_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  f/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.484    f/count_reg[8]_i_1__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.598 r  f/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.598    f/count_reg[12]_i_1__2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.712 r  f/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.712    f/count_reg[16]_i_1__2_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.826 r  f/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.826    f/count_reg[20]_i_1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.940 r  f/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.940    f/count_reg[24]_i_1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.054 r  f/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.054    f/count_reg[28]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.168 r  f/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.168    f/count_reg[32]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.282 r  f/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.282    f/count_reg[36]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.521 r  f/count_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.521    c/count_reg[43]_0[2]
    SLICE_X4Y91          FDRE                                         r  c/count_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         1.602    15.025    c/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  c/count_reg[42]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.062    15.310    c/count_reg[42]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 f/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.572     1.491    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  f/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.099     1.732    f/state[5]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.048     1.780 r  f/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.780    f/FSM_onehot_state[6]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  f/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.842     2.007    f/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  f/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.131     1.635    f/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 f/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.572     1.491    f/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  f/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  f/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.093     1.749    f/state[4]
    SLICE_X9Y87          LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  f/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    f/next_state[5]
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.842     2.007    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X9Y87          FDRE (Hold_fdre_C_D)         0.091     1.595    f/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 f/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.572     1.491    f/clk_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  f/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  f/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.174     1.807    f/state[3]
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  f/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.852    f/FSM_onehot_state[4]_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  f/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.842     2.007    f/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  f/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.120     1.624    f/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.603     1.522    display/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display/c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/c_reg[15]/Q
                         net (fo=1, routed)           0.108     1.772    display/c_reg_n_0_[15]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  display/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    display/c_reg[12]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  display/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.876     2.041    display/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display/c_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    display/c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/c_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.602     1.521    display/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display/c_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/c_reg[11]/Q
                         net (fo=1, routed)           0.108     1.771    display/c_reg_n_0_[11]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  display/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    display/c_reg[8]_i_1_n_4
    SLICE_X3Y89          FDRE                                         r  display/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.875     2.040    display/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display/c_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    display/c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.601     1.520    display/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/c_reg[3]/Q
                         net (fo=1, routed)           0.108     1.770    display/c_reg_n_0_[3]
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  display/c_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    display/c_reg[0]_i_1_n_4
    SLICE_X3Y87          FDRE                                         r  display/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.873     2.038    display/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  display/c_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    display/c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 display/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.602     1.521    display/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/c_reg[7]/Q
                         net (fo=1, routed)           0.108     1.771    display/c_reg_n_0_[7]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  display/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    display/c_reg[4]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  display/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.875     2.040    display/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display/c_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    display/c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.602     1.521    display/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display/c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/c_reg[4]/Q
                         net (fo=1, routed)           0.105     1.768    display/c_reg_n_0_[4]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  display/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    display/c_reg[4]_i_1_n_7
    SLICE_X3Y88          FDRE                                         r  display/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.875     2.040    display/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  display/c_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    display/c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.602     1.521    display/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display/c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/c_reg[8]/Q
                         net (fo=1, routed)           0.105     1.768    display/c_reg_n_0_[8]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  display/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    display/c_reg[8]_i_1_n_7
    SLICE_X3Y89          FDRE                                         r  display/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.875     2.040    display/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  display/c_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    display/c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display/c_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.603     1.522    display/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display/c_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/c_reg[12]/Q
                         net (fo=1, routed)           0.105     1.769    display/c_reg_n_0_[12]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  display/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    display/c_reg[12]_i_1_n_7
    SLICE_X3Y90          FDRE                                         r  display/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=141, routed)         0.876     2.041    display/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  display/c_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    display/c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y81     c/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     c/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y83     c/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     c/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     c/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     c/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y84     c/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     c/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y85     c/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     c/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     c/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     c/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y81     c/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     c/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     c/count_reg[13]/C



