
Adv-Mech-Project-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005eb8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  08006088  08006088  00016088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006328  08006328  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006328  08006328  00016328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006330  08006330  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006330  08006330  00016330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006334  08006334  00016334  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08006338  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d0  2000006c  080063a4  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000073c  080063a4  0002073c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000115f6  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032b5  00000000  00000000  000316d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013a0  00000000  00000000  00034990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ec3  00000000  00000000  00035d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243e6  00000000  00000000  00036bf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013ffd  00000000  00000000  0005afd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0851  00000000  00000000  0006efd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005bb0  00000000  00000000  0013f828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001453d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006070 	.word	0x08006070

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08006070 	.word	0x08006070

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <generate_mask>:
#define SCB_MMAR 13
#define SCB_BFAR 14
#define SCB_AFSR 15

static uint32_t generate_mask(uint32_t interrupt, uint32_t *reg)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	uint32_t x = interrupt >> 5;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	095b      	lsrs	r3, r3, #5
 80005ba:	60fb      	str	r3, [r7, #12]
	if (x >= NUM_NORM_INT_REGS || interrupt > MAX_INT_ID)
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	2b07      	cmp	r3, #7
 80005c0:	d802      	bhi.n	80005c8 <generate_mask+0x1c>
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2bef      	cmp	r3, #239	; 0xef
 80005c6:	d904      	bls.n	80005d2 <generate_mask+0x26>
	{
		*reg = 0;
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
		return 0;
 80005ce:	2300      	movs	r3, #0
 80005d0:	e008      	b.n	80005e4 <generate_mask+0x38>
	}
	*reg = x;
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	68fa      	ldr	r2, [r7, #12]
 80005d6:	601a      	str	r2, [r3, #0]

	return (1UL << (interrupt & 0x1F));
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	f003 031f 	and.w	r3, r3, #31
 80005de:	2201      	movs	r2, #1
 80005e0:	fa02 f303 	lsl.w	r3, r2, r3
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3714      	adds	r7, #20
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr

080005f0 <nvic_set_enable>:

static void nvic_set_enable(uint32_t interrupt)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
	uint32_t mask, x;
	mask = generate_mask(interrupt, &x);
 80005f8:	f107 0308 	add.w	r3, r7, #8
 80005fc:	4619      	mov	r1, r3
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f7ff ffd4 	bl	80005ac <generate_mask>
 8000604:	60f8      	str	r0, [r7, #12]
	NVIC_BASE(NVIC_ISER, x) = mask;
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800060e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8000612:	68fa      	ldr	r2, [r7, #12]
 8000614:	601a      	str	r2, [r3, #0]
	mask = NVIC_BASE(NVIC_ISER, x);
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	009b      	lsls	r3, r3, #2
 800061a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800061e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	60fb      	str	r3, [r7, #12]
}
 8000626:	bf00      	nop
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <nvic_clear_enable>:

static void nvic_clear_enable(uint32_t interrupt)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	uint32_t mask, x;
	mask = generate_mask(interrupt, &x);
 8000638:	f107 0308 	add.w	r3, r7, #8
 800063c:	4619      	mov	r1, r3
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ffb4 	bl	80005ac <generate_mask>
 8000644:	60f8      	str	r0, [r7, #12]
	NVIC_BASE(NVIC_ICER, x) = mask;
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	009a      	lsls	r2, r3, #2
 800064a:	4b04      	ldr	r3, [pc, #16]	; (800065c <nvic_clear_enable+0x2c>)
 800064c:	4413      	add	r3, r2
 800064e:	68fa      	ldr	r2, [r7, #12]
 8000650:	601a      	str	r2, [r3, #0]
}
 8000652:	bf00      	nop
 8000654:	3710      	adds	r7, #16
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	e000e180 	.word	0xe000e180

08000660 <nvic_clear_pending>:
	mask = generate_mask(interrupt, &x);
	NVIC_BASE(NVIC_ISPR, x) = mask;
}

static void nvic_clear_pending(uint32_t interrupt)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
	uint32_t mask, x;
	mask = generate_mask(interrupt, &x);
 8000668:	f107 0308 	add.w	r3, r7, #8
 800066c:	4619      	mov	r1, r3
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f7ff ff9c 	bl	80005ac <generate_mask>
 8000674:	60f8      	str	r0, [r7, #12]
	NVIC_BASE(NVIC_ICPR, x) = mask;
 8000676:	68bb      	ldr	r3, [r7, #8]
 8000678:	009a      	lsls	r2, r3, #2
 800067a:	4b04      	ldr	r3, [pc, #16]	; (800068c <nvic_clear_pending+0x2c>)
 800067c:	4413      	add	r3, r2
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	601a      	str	r2, [r3, #0]
}
 8000682:	bf00      	nop
 8000684:	3710      	adds	r7, #16
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	e000e280 	.word	0xe000e280

08000690 <nvic_set_priority>:
	status = NVIC_BASE(NVIC_IABR, x);
	return (status & mask) != 0;
}

static void nvic_set_priority(uint32_t interrupt, uint8_t priority)
{
 8000690:	b480      	push	{r7}
 8000692:	b087      	sub	sp, #28
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	460b      	mov	r3, r1
 800069a:	70fb      	strb	r3, [r7, #3]
	uint32_t x = interrupt >> 2, priority_u32 = (uint32_t)priority, mask = 0xFF, shift;
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	089b      	lsrs	r3, r3, #2
 80006a0:	617b      	str	r3, [r7, #20]
 80006a2:	78fb      	ldrb	r3, [r7, #3]
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	23ff      	movs	r3, #255	; 0xff
 80006a8:	60fb      	str	r3, [r7, #12]

	if (x >= NUM_PRIORITY_REGS || interrupt > MAX_INT_ID)
 80006aa:	697b      	ldr	r3, [r7, #20]
 80006ac:	2b3b      	cmp	r3, #59	; 0x3b
 80006ae:	d837      	bhi.n	8000720 <nvic_set_priority+0x90>
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2bef      	cmp	r3, #239	; 0xef
 80006b4:	d834      	bhi.n	8000720 <nvic_set_priority+0x90>
	{
		return;
	}

	shift = (interrupt - (x << 2)) << 3;
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	1ad3      	subs	r3, r2, r3
 80006be:	00db      	lsls	r3, r3, #3
 80006c0:	60bb      	str	r3, [r7, #8]
	NVIC_BASE(NVIC_IPR, x) &= ~(mask << shift);
 80006c2:	697b      	ldr	r3, [r7, #20]
 80006c4:	009b      	lsls	r3, r3, #2
 80006c6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80006ca:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80006ce:	6819      	ldr	r1, [r3, #0]
 80006d0:	68fa      	ldr	r2, [r7, #12]
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	fa02 f303 	lsl.w	r3, r2, r3
 80006d8:	43da      	mvns	r2, r3
 80006da:	697b      	ldr	r3, [r7, #20]
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80006e2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80006e6:	400a      	ands	r2, r1
 80006e8:	601a      	str	r2, [r3, #0]
	NVIC_BASE(NVIC_IPR, x) |= (priority_u32 << shift);
 80006ea:	697b      	ldr	r3, [r7, #20]
 80006ec:	009b      	lsls	r3, r3, #2
 80006ee:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80006f2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80006f6:	6819      	ldr	r1, [r3, #0]
 80006f8:	693a      	ldr	r2, [r7, #16]
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	409a      	lsls	r2, r3
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	009b      	lsls	r3, r3, #2
 8000702:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000706:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800070a:	430a      	orrs	r2, r1
 800070c:	601a      	str	r2, [r3, #0]
	priority = NVIC_BASE(NVIC_IPR, x);
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	009b      	lsls	r3, r3, #2
 8000712:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8000716:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	70fb      	strb	r3, [r7, #3]
 800071e:	e000      	b.n	8000722 <nvic_set_priority+0x92>
		return;
 8000720:	bf00      	nop
}
 8000722:	371c      	adds	r7, #28
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr

0800072c <disable_global_irq>:
{
	__asm volatile ("nop");
}

void disable_global_irq(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
	__asm volatile ("cpsid i" : : : "memory");
 8000730:	b672      	cpsid	i
}
 8000732:	bf00      	nop
	__disable_irq();
}
 8000734:	bf00      	nop
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr

0800073e <enable_global_irq>:

void enable_global_irq(void)
{
 800073e:	b480      	push	{r7}
 8000740:	af00      	add	r7, sp, #0
	__asm volatile ("cpsie i" : : : "memory");
 8000742:	b662      	cpsie	i
}
 8000744:	bf00      	nop
	__enable_irq();
}
 8000746:	bf00      	nop
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <configure_interrupt>:

void configure_interrupt(irq_info_t config)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	80b8      	strh	r0, [r7, #4]
	nvic_clear_enable((uint32_t)config.interrupt_id);
 8000758:	793b      	ldrb	r3, [r7, #4]
 800075a:	4618      	mov	r0, r3
 800075c:	f7ff ff68 	bl	8000630 <nvic_clear_enable>
	nvic_clear_pending((uint32_t)config.interrupt_id);
 8000760:	793b      	ldrb	r3, [r7, #4]
 8000762:	4618      	mov	r0, r3
 8000764:	f7ff ff7c 	bl	8000660 <nvic_clear_pending>
	nvic_set_priority((uint32_t)config.interrupt_id, config.priority);
 8000768:	793b      	ldrb	r3, [r7, #4]
 800076a:	461a      	mov	r2, r3
 800076c:	797b      	ldrb	r3, [r7, #5]
 800076e:	4619      	mov	r1, r3
 8000770:	4610      	mov	r0, r2
 8000772:	f7ff ff8d 	bl	8000690 <nvic_set_priority>
	nvic_set_enable((uint32_t)config.interrupt_id);
 8000776:	793b      	ldrb	r3, [r7, #4]
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff ff39 	bl	80005f0 <nvic_set_enable>
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}

08000786 <disable_irq>:
{
	nvic_set_enable((uint32_t)irq.interrupt_id);
}

void disable_irq(irq_info_t irq)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b082      	sub	sp, #8
 800078a:	af00      	add	r7, sp, #0
 800078c:	80b8      	strh	r0, [r7, #4]
	nvic_clear_enable((uint32_t)irq.interrupt_id);
 800078e:	793b      	ldrb	r3, [r7, #4]
 8000790:	4618      	mov	r0, r3
 8000792:	f7ff ff4d 	bl	8000630 <nvic_clear_enable>
}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <reset_system>:
{
	nvic_generate_software_interrupt(irq.interrupt_id);
}

void reset_system(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
	__asm volatile ("dsb 0xF":::"memory");
 80007a4:	f3bf 8f4f 	dsb	sy
}
 80007a8:	bf00      	nop
	__DSB();
	SCB_BASE(SCB_AIRCR) = (uint32_t)(VECTKEY | (SCB_BASE(SCB_AIRCR) & PRIORITY_MASK) | BIT2);
 80007aa:	4b07      	ldr	r3, [pc, #28]	; (80007c8 <reset_system+0x28>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80007b2:	4905      	ldr	r1, [pc, #20]	; (80007c8 <reset_system+0x28>)
 80007b4:	4b05      	ldr	r3, [pc, #20]	; (80007cc <reset_system+0x2c>)
 80007b6:	4313      	orrs	r3, r2
 80007b8:	600b      	str	r3, [r1, #0]
	__asm volatile ("dsb 0xF":::"memory");
 80007ba:	f3bf 8f4f 	dsb	sy
}
 80007be:	bf00      	nop
	__asm volatile ("nop");
 80007c0:	bf00      	nop
}
 80007c2:	bf00      	nop
	__DSB();

	// Wait for reset
	for (;;)
	{
		__NOP();
 80007c4:	e7fc      	b.n	80007c0 <reset_system+0x20>
 80007c6:	bf00      	nop
 80007c8:	e000ed0c 	.word	0xe000ed0c
 80007cc:	05fa0004 	.word	0x05fa0004

080007d0 <set_exti_int_mask>:
#define EXTI_FTSR 3
#define EXTI_SWIER 4
#define EXTI_PR 5

static void set_exti_int_mask(uint32_t mask)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	mask &= EXTI_VALID_MASK;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80007de:	607b      	str	r3, [r7, #4]
	EXTI_BASE(EXTI_IMR) |= mask;
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <set_exti_int_mask+0x28>)
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	4904      	ldr	r1, [pc, #16]	; (80007f8 <set_exti_int_mask+0x28>)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	600b      	str	r3, [r1, #0]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	40013c00 	.word	0x40013c00

080007fc <clear_exti_int_mask>:

static void clear_exti_int_mask(uint32_t mask)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
	mask &= EXTI_VALID_MASK;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800080a:	607b      	str	r3, [r7, #4]
	EXTI_BASE(EXTI_IMR) &= ~mask;
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <clear_exti_int_mask+0x2c>)
 800080e:	681a      	ldr	r2, [r3, #0]
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	43db      	mvns	r3, r3
 8000814:	4904      	ldr	r1, [pc, #16]	; (8000828 <clear_exti_int_mask+0x2c>)
 8000816:	4013      	ands	r3, r2
 8000818:	600b      	str	r3, [r1, #0]
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	40013c00 	.word	0x40013c00

0800082c <set_exti_event_mask>:
{
	return EXTI_BASE(EXTI_IMR);
}

static void set_exti_event_mask(uint32_t mask)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
	mask &= EXTI_VALID_MASK;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800083a:	607b      	str	r3, [r7, #4]
	EXTI_BASE(EXTI_EMR) |= mask;
 800083c:	4b05      	ldr	r3, [pc, #20]	; (8000854 <set_exti_event_mask+0x28>)
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	4904      	ldr	r1, [pc, #16]	; (8000854 <set_exti_event_mask+0x28>)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	4313      	orrs	r3, r2
 8000846:	600b      	str	r3, [r1, #0]
}
 8000848:	bf00      	nop
 800084a:	370c      	adds	r7, #12
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	40013c04 	.word	0x40013c04

08000858 <clear_exti_event_mask>:

static void clear_exti_event_mask(uint32_t mask)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
	mask &= EXTI_VALID_MASK;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8000866:	607b      	str	r3, [r7, #4]
	EXTI_BASE(EXTI_EMR) &= ~mask;
 8000868:	4b06      	ldr	r3, [pc, #24]	; (8000884 <clear_exti_event_mask+0x2c>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	43db      	mvns	r3, r3
 8000870:	4904      	ldr	r1, [pc, #16]	; (8000884 <clear_exti_event_mask+0x2c>)
 8000872:	4013      	ands	r3, r2
 8000874:	600b      	str	r3, [r1, #0]
}
 8000876:	bf00      	nop
 8000878:	370c      	adds	r7, #12
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	40013c04 	.word	0x40013c04

08000888 <set_exti_rising_edge>:
{
	return EXTI_BASE(EXTI_EMR);
}

static void set_exti_rising_edge(uint32_t mask)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
	mask &= EXTI_EDGE_REG_MASK;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000896:	f423 0308 	bic.w	r3, r3, #8912896	; 0x880000
 800089a:	607b      	str	r3, [r7, #4]
	EXTI_BASE(EXTI_RTSR) |= mask;
 800089c:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <set_exti_rising_edge+0x2c>)
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	4904      	ldr	r1, [pc, #16]	; (80008b4 <set_exti_rising_edge+0x2c>)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	600b      	str	r3, [r1, #0]
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	40013c08 	.word	0x40013c08

080008b8 <clear_exti_rising_edge>:

static void clear_exti_rising_edge(uint32_t mask)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
	mask &= EXTI_EDGE_REG_MASK;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80008c6:	f423 0308 	bic.w	r3, r3, #8912896	; 0x880000
 80008ca:	607b      	str	r3, [r7, #4]
	EXTI_BASE(EXTI_RTSR) &= ~mask;
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <clear_exti_rising_edge+0x30>)
 80008ce:	681a      	ldr	r2, [r3, #0]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	43db      	mvns	r3, r3
 80008d4:	4904      	ldr	r1, [pc, #16]	; (80008e8 <clear_exti_rising_edge+0x30>)
 80008d6:	4013      	ands	r3, r2
 80008d8:	600b      	str	r3, [r1, #0]
}
 80008da:	bf00      	nop
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	40013c08 	.word	0x40013c08

080008ec <set_exti_falling_edge>:
{
	return EXTI_BASE(EXTI_RTSR);
}

static void set_exti_falling_edge(uint32_t mask)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
	mask &= EXTI_EDGE_REG_MASK;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80008fa:	f423 0308 	bic.w	r3, r3, #8912896	; 0x880000
 80008fe:	607b      	str	r3, [r7, #4]
	EXTI_BASE(EXTI_FTSR) |= mask;
 8000900:	4b05      	ldr	r3, [pc, #20]	; (8000918 <set_exti_falling_edge+0x2c>)
 8000902:	681a      	ldr	r2, [r3, #0]
 8000904:	4904      	ldr	r1, [pc, #16]	; (8000918 <set_exti_falling_edge+0x2c>)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4313      	orrs	r3, r2
 800090a:	600b      	str	r3, [r1, #0]
}
 800090c:	bf00      	nop
 800090e:	370c      	adds	r7, #12
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr
 8000918:	40013c0c 	.word	0x40013c0c

0800091c <clear_exti_falling_edge>:

static void clear_exti_falling_edge(uint32_t mask)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	mask &= EXTI_EDGE_REG_MASK;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800092a:	f423 0308 	bic.w	r3, r3, #8912896	; 0x880000
 800092e:	607b      	str	r3, [r7, #4]
	EXTI_BASE(EXTI_FTSR) &= ~mask;
 8000930:	4b06      	ldr	r3, [pc, #24]	; (800094c <clear_exti_falling_edge+0x30>)
 8000932:	681a      	ldr	r2, [r3, #0]
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	43db      	mvns	r3, r3
 8000938:	4904      	ldr	r1, [pc, #16]	; (800094c <clear_exti_falling_edge+0x30>)
 800093a:	4013      	ands	r3, r2
 800093c:	600b      	str	r3, [r1, #0]
}
 800093e:	bf00      	nop
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	40013c0c 	.word	0x40013c0c

08000950 <clear_exti_pending>:
{
	return EXTI_BASE(EXTI_PR);
}

static void clear_exti_pending(uint32_t mask)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
	mask &= EXTI_VALID_MASK;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800095e:	607b      	str	r3, [r7, #4]
	EXTI_BASE(EXTI_PR) = mask;
 8000960:	4a04      	ldr	r2, [pc, #16]	; (8000974 <clear_exti_pending+0x24>)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6013      	str	r3, [r2, #0]
}
 8000966:	bf00      	nop
 8000968:	370c      	adds	r7, #12
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	40013c14 	.word	0x40013c14

08000978 <configure_exti_channel>:

static void configure_exti_channel(bool unmask, void (*callback_unmask)(uint32_t), void (*callback_mask)(uint32_t), uint32_t mask)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	60b9      	str	r1, [r7, #8]
 8000980:	607a      	str	r2, [r7, #4]
 8000982:	603b      	str	r3, [r7, #0]
 8000984:	4603      	mov	r3, r0
 8000986:	73fb      	strb	r3, [r7, #15]
	if (unmask)
 8000988:	7bfb      	ldrb	r3, [r7, #15]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d003      	beq.n	8000996 <configure_exti_channel+0x1e>
	{
		callback_unmask(mask);
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	6838      	ldr	r0, [r7, #0]
 8000992:	4798      	blx	r3
	}
	else
	{
		callback_mask(mask);
	}
}
 8000994:	e002      	b.n	800099c <configure_exti_channel+0x24>
		callback_mask(mask);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	6838      	ldr	r0, [r7, #0]
 800099a:	4798      	blx	r3
}
 800099c:	bf00      	nop
 800099e:	3710      	adds	r7, #16
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}

080009a4 <config_gpio_exti>:

static void config_gpio_exti(exti_config_t config)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	463b      	mov	r3, r7
 80009ac:	e883 0003 	stmia.w	r3, {r0, r1}
	uint32_t mask = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	60fb      	str	r3, [r7, #12]
	start_sysconfig();
 80009b4:	f001 fe1e 	bl	80025f4 <start_sysconfig>
	configure_exti_line(config.exti_gpio);
 80009b8:	6838      	ldr	r0, [r7, #0]
 80009ba:	f001 fe24 	bl	8002606 <configure_exti_line>
	SET_BIT(mask, config.exti_gpio.pin);
 80009be:	783b      	ldrb	r3, [r7, #0]
 80009c0:	461a      	mov	r2, r3
 80009c2:	2301      	movs	r3, #1
 80009c4:	4093      	lsls	r3, r2
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	60fb      	str	r3, [r7, #12]

	configure_exti_channel(config.unmask_int, set_exti_int_mask, clear_exti_int_mask, mask);
 80009cc:	7938      	ldrb	r0, [r7, #4]
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	4a0c      	ldr	r2, [pc, #48]	; (8000a04 <config_gpio_exti+0x60>)
 80009d2:	490d      	ldr	r1, [pc, #52]	; (8000a08 <config_gpio_exti+0x64>)
 80009d4:	f7ff ffd0 	bl	8000978 <configure_exti_channel>
	configure_exti_channel(config.unmask_event, set_exti_event_mask, clear_exti_event_mask, mask);
 80009d8:	7978      	ldrb	r0, [r7, #5]
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	4a0b      	ldr	r2, [pc, #44]	; (8000a0c <config_gpio_exti+0x68>)
 80009de:	490c      	ldr	r1, [pc, #48]	; (8000a10 <config_gpio_exti+0x6c>)
 80009e0:	f7ff ffca 	bl	8000978 <configure_exti_channel>
	configure_exti_channel(config.rising_edge, set_exti_rising_edge, clear_exti_rising_edge, mask);
 80009e4:	79b8      	ldrb	r0, [r7, #6]
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	4a0a      	ldr	r2, [pc, #40]	; (8000a14 <config_gpio_exti+0x70>)
 80009ea:	490b      	ldr	r1, [pc, #44]	; (8000a18 <config_gpio_exti+0x74>)
 80009ec:	f7ff ffc4 	bl	8000978 <configure_exti_channel>
	configure_exti_channel(config.falling_edge, set_exti_falling_edge, clear_exti_falling_edge, mask);
 80009f0:	79f8      	ldrb	r0, [r7, #7]
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	4a09      	ldr	r2, [pc, #36]	; (8000a1c <config_gpio_exti+0x78>)
 80009f6:	490a      	ldr	r1, [pc, #40]	; (8000a20 <config_gpio_exti+0x7c>)
 80009f8:	f7ff ffbe 	bl	8000978 <configure_exti_channel>
}
 80009fc:	bf00      	nop
 80009fe:	3710      	adds	r7, #16
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	080007fd 	.word	0x080007fd
 8000a08:	080007d1 	.word	0x080007d1
 8000a0c:	08000859 	.word	0x08000859
 8000a10:	0800082d 	.word	0x0800082d
 8000a14:	080008b9 	.word	0x080008b9
 8000a18:	08000889 	.word	0x08000889
 8000a1c:	0800091d 	.word	0x0800091d
 8000a20:	080008ed 	.word	0x080008ed

08000a24 <config_special_exti>:

static void config_special_exti(exti_config_t config)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	463b      	mov	r3, r7
 8000a2c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint32_t mask = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	60fb      	str	r3, [r7, #12]

	SET_BIT(mask, config.exti_line);
 8000a34:	783b      	ldrb	r3, [r7, #0]
 8000a36:	461a      	mov	r2, r3
 8000a38:	2301      	movs	r3, #1
 8000a3a:	4093      	lsls	r3, r2
 8000a3c:	68fa      	ldr	r2, [r7, #12]
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	60fb      	str	r3, [r7, #12]

	configure_exti_channel(config.unmask_int, set_exti_int_mask, clear_exti_int_mask, mask);
 8000a42:	7938      	ldrb	r0, [r7, #4]
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	4a0d      	ldr	r2, [pc, #52]	; (8000a7c <config_special_exti+0x58>)
 8000a48:	490d      	ldr	r1, [pc, #52]	; (8000a80 <config_special_exti+0x5c>)
 8000a4a:	f7ff ff95 	bl	8000978 <configure_exti_channel>
	configure_exti_channel(config.unmask_event, set_exti_event_mask, clear_exti_event_mask, mask);
 8000a4e:	7978      	ldrb	r0, [r7, #5]
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	4a0c      	ldr	r2, [pc, #48]	; (8000a84 <config_special_exti+0x60>)
 8000a54:	490c      	ldr	r1, [pc, #48]	; (8000a88 <config_special_exti+0x64>)
 8000a56:	f7ff ff8f 	bl	8000978 <configure_exti_channel>
	configure_exti_channel(config.rising_edge, set_exti_rising_edge, clear_exti_rising_edge, mask);
 8000a5a:	79b8      	ldrb	r0, [r7, #6]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	4a0b      	ldr	r2, [pc, #44]	; (8000a8c <config_special_exti+0x68>)
 8000a60:	490b      	ldr	r1, [pc, #44]	; (8000a90 <config_special_exti+0x6c>)
 8000a62:	f7ff ff89 	bl	8000978 <configure_exti_channel>
	configure_exti_channel(config.falling_edge, set_exti_falling_edge, clear_exti_falling_edge, mask);
 8000a66:	79f8      	ldrb	r0, [r7, #7]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	4a0a      	ldr	r2, [pc, #40]	; (8000a94 <config_special_exti+0x70>)
 8000a6c:	490a      	ldr	r1, [pc, #40]	; (8000a98 <config_special_exti+0x74>)
 8000a6e:	f7ff ff83 	bl	8000978 <configure_exti_channel>
}
 8000a72:	bf00      	nop
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	080007fd 	.word	0x080007fd
 8000a80:	080007d1 	.word	0x080007d1
 8000a84:	08000859 	.word	0x08000859
 8000a88:	0800082d 	.word	0x0800082d
 8000a8c:	080008b9 	.word	0x080008b9
 8000a90:	08000889 	.word	0x08000889
 8000a94:	0800091d 	.word	0x0800091d
 8000a98:	080008ed 	.word	0x080008ed

08000a9c <config_exti>:

void config_exti(exti_config_t config)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	463b      	mov	r3, r7
 8000aa4:	e883 0003 	stmia.w	r3, {r0, r1}
	if (config.exti_line >= PINS_PER_BANK)
 8000aa8:	783b      	ldrb	r3, [r7, #0]
 8000aaa:	2b0f      	cmp	r3, #15
 8000aac:	d905      	bls.n	8000aba <config_exti+0x1e>
	{
		config_special_exti(config);
 8000aae:	463b      	mov	r3, r7
 8000ab0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000ab4:	f7ff ffb6 	bl	8000a24 <config_special_exti>
	}
	else
	{
		config_gpio_exti(config);
	}
}
 8000ab8:	e004      	b.n	8000ac4 <config_exti+0x28>
		config_gpio_exti(config);
 8000aba:	463b      	mov	r3, r7
 8000abc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000ac0:	f7ff ff70 	bl	80009a4 <config_gpio_exti>
}
 8000ac4:	bf00      	nop
 8000ac6:	3708      	adds	r7, #8
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <generate_channel_mask>:
	SET_BIT(mask, channel);
	clear_exti_pending(mask);
}

static uint32_t generate_channel_mask(uint8_t channel)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b085      	sub	sp, #20
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	71fb      	strb	r3, [r7, #7]
	uint32_t mask = 0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	60fb      	str	r3, [r7, #12]
	if (channel < EXTI_CHANNELS)
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	2b16      	cmp	r3, #22
 8000ade:	d806      	bhi.n	8000aee <generate_channel_mask+0x22>
	{
		SET_BIT(mask, channel);
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae8:	68fa      	ldr	r2, [r7, #12]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	60fb      	str	r3, [r7, #12]
	}
	return mask;
 8000aee:	68fb      	ldr	r3, [r7, #12]
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3714      	adds	r7, #20
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <acknowledge_multiple_exti_events>:

void acknowledge_multiple_exti_events(uint8_t channel0, uint8_t channel1, uint8_t channel2, uint8_t channel3, uint8_t channel4, uint8_t channel5)
{
 8000afc:	b590      	push	{r4, r7, lr}
 8000afe:	b085      	sub	sp, #20
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4604      	mov	r4, r0
 8000b04:	4608      	mov	r0, r1
 8000b06:	4611      	mov	r1, r2
 8000b08:	461a      	mov	r2, r3
 8000b0a:	4623      	mov	r3, r4
 8000b0c:	71fb      	strb	r3, [r7, #7]
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71bb      	strb	r3, [r7, #6]
 8000b12:	460b      	mov	r3, r1
 8000b14:	717b      	strb	r3, [r7, #5]
 8000b16:	4613      	mov	r3, r2
 8000b18:	713b      	strb	r3, [r7, #4]
	uint32_t mask = 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]

	mask |= generate_channel_mask(channel0);
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ffd3 	bl	8000acc <generate_channel_mask>
 8000b26:	4602      	mov	r2, r0
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	60fb      	str	r3, [r7, #12]
	mask |= generate_channel_mask(channel1);
 8000b2e:	79bb      	ldrb	r3, [r7, #6]
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff ffcb 	bl	8000acc <generate_channel_mask>
 8000b36:	4602      	mov	r2, r0
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	60fb      	str	r3, [r7, #12]
	mask |= generate_channel_mask(channel2);
 8000b3e:	797b      	ldrb	r3, [r7, #5]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff ffc3 	bl	8000acc <generate_channel_mask>
 8000b46:	4602      	mov	r2, r0
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	60fb      	str	r3, [r7, #12]
	mask |= generate_channel_mask(channel3);
 8000b4e:	793b      	ldrb	r3, [r7, #4]
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff ffbb 	bl	8000acc <generate_channel_mask>
 8000b56:	4602      	mov	r2, r0
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4313      	orrs	r3, r2
 8000b5c:	60fb      	str	r3, [r7, #12]
	mask |= generate_channel_mask(channel4);
 8000b5e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff ffb2 	bl	8000acc <generate_channel_mask>
 8000b68:	4602      	mov	r2, r0
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	60fb      	str	r3, [r7, #12]
	mask |= generate_channel_mask(channel5);
 8000b70:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff ffa9 	bl	8000acc <generate_channel_mask>
 8000b7a:	4602      	mov	r2, r0
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	60fb      	str	r3, [r7, #12]

	clear_exti_pending(mask);
 8000b82:	68f8      	ldr	r0, [r7, #12]
 8000b84:	f7ff fee4 	bl	8000950 <clear_exti_pending>
}
 8000b88:	bf00      	nop
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd90      	pop	{r4, r7, pc}

08000b90 <controlReg1_clkdiv>:
#define GEN_TIMER_SR_RESERVED BITF | BITE | BITD | BIT8 | BIT7 | BIT5
#define GEN_TIMER_EGR_RESERVED BITF | BITE | BITD | BITC | BITB | BITA | BIT9 | BIT8 | BIT7 | BIT5

// Control reg 1
static void controlReg1_clkdiv(general_timers_32bit_t timer, general_timer_clkdiv_t div)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	460a      	mov	r2, r1
 8000b9a:	80fb      	strh	r3, [r7, #6]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) &= ~(BIT9 | BIT8);
 8000ba0:	88fb      	ldrh	r3, [r7, #6]
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	88fb      	ldrh	r3, [r7, #6]
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000bb2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000bb6:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) |= ((uint32_t)div) << 8;
 8000bb8:	88fb      	ldrh	r3, [r7, #6]
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000bc0:	6819      	ldr	r1, [r3, #0]
 8000bc2:	797b      	ldrb	r3, [r7, #5]
 8000bc4:	021a      	lsls	r2, r3, #8
 8000bc6:	88fb      	ldrh	r3, [r7, #6]
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000bce:	430a      	orrs	r2, r1
 8000bd0:	601a      	str	r2, [r3, #0]
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <controlReg1_autoreload>:

static void controlReg1_autoreload(general_timers_32bit_t timer, bool enable)
{
 8000bde:	b480      	push	{r7}
 8000be0:	b083      	sub	sp, #12
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	4603      	mov	r3, r0
 8000be6:	460a      	mov	r2, r1
 8000be8:	80fb      	strh	r3, [r7, #6]
 8000bea:	4613      	mov	r3, r2
 8000bec:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) &= ~BIT7;
 8000bee:	88fb      	ldrh	r3, [r7, #6]
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000bf6:	681a      	ldr	r2, [r3, #0]
 8000bf8:	88fb      	ldrh	r3, [r7, #6]
 8000bfa:	009b      	lsls	r3, r3, #2
 8000bfc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c04:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) |= ((uint32_t)enable) << 7;
 8000c06:	88fb      	ldrh	r3, [r7, #6]
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c0e:	6819      	ldr	r1, [r3, #0]
 8000c10:	797b      	ldrb	r3, [r7, #5]
 8000c12:	01da      	lsls	r2, r3, #7
 8000c14:	88fb      	ldrh	r3, [r7, #6]
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c1c:	430a      	orrs	r2, r1
 8000c1e:	601a      	str	r2, [r3, #0]
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <controlReg1_centerAligned>:

static void controlReg1_centerAligned(general_timers_32bit_t timer, uint8_t mode)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	460a      	mov	r2, r1
 8000c36:	80fb      	strh	r3, [r7, #6]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) &= ~(BIT6 | BIT5);
 8000c3c:	88fb      	ldrh	r3, [r7, #6]
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	88fb      	ldrh	r3, [r7, #6]
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c4e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8000c52:	601a      	str	r2, [r3, #0]
	mode &= (BIT1 | BIT0);
 8000c54:	797b      	ldrb	r3, [r7, #5]
 8000c56:	f003 0303 	and.w	r3, r3, #3
 8000c5a:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) |= ((uint32_t)mode) << 5;
 8000c5c:	88fb      	ldrh	r3, [r7, #6]
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c64:	6819      	ldr	r1, [r3, #0]
 8000c66:	797b      	ldrb	r3, [r7, #5]
 8000c68:	015a      	lsls	r2, r3, #5
 8000c6a:	88fb      	ldrh	r3, [r7, #6]
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c72:	430a      	orrs	r2, r1
 8000c74:	601a      	str	r2, [r3, #0]
}
 8000c76:	bf00      	nop
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <controlReg1_direction>:

static void controlReg1_direction(general_timers_32bit_t timer, bool dir)
{
 8000c82:	b480      	push	{r7}
 8000c84:	b083      	sub	sp, #12
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	4603      	mov	r3, r0
 8000c8a:	460a      	mov	r2, r1
 8000c8c:	80fb      	strh	r3, [r7, #6]
 8000c8e:	4613      	mov	r3, r2
 8000c90:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) &= ~BIT4;
 8000c92:	88fb      	ldrh	r3, [r7, #6]
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	88fb      	ldrh	r3, [r7, #6]
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ca4:	f022 0210 	bic.w	r2, r2, #16
 8000ca8:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) |= ((uint32_t)dir) << 4;
 8000caa:	88fb      	ldrh	r3, [r7, #6]
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000cb2:	6819      	ldr	r1, [r3, #0]
 8000cb4:	797b      	ldrb	r3, [r7, #5]
 8000cb6:	011a      	lsls	r2, r3, #4
 8000cb8:	88fb      	ldrh	r3, [r7, #6]
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	601a      	str	r2, [r3, #0]
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr

08000cd0 <controlReg1_one_pulse>:

static void controlReg1_one_pulse(general_timers_32bit_t timer, bool one_pulse)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	460a      	mov	r2, r1
 8000cda:	80fb      	strh	r3, [r7, #6]
 8000cdc:	4613      	mov	r3, r2
 8000cde:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) &= ~BIT3;
 8000ce0:	88fb      	ldrh	r3, [r7, #6]
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	88fb      	ldrh	r3, [r7, #6]
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000cf2:	f022 0208 	bic.w	r2, r2, #8
 8000cf6:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) |= ((uint32_t)one_pulse) << 3;
 8000cf8:	88fb      	ldrh	r3, [r7, #6]
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d00:	6819      	ldr	r1, [r3, #0]
 8000d02:	797b      	ldrb	r3, [r7, #5]
 8000d04:	00da      	lsls	r2, r3, #3
 8000d06:	88fb      	ldrh	r3, [r7, #6]
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	601a      	str	r2, [r3, #0]
}
 8000d12:	bf00      	nop
 8000d14:	370c      	adds	r7, #12
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <controlReg1_update_request_source>:

static void controlReg1_update_request_source(general_timers_32bit_t timer, bool update_request_source)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	b083      	sub	sp, #12
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	4603      	mov	r3, r0
 8000d26:	460a      	mov	r2, r1
 8000d28:	80fb      	strh	r3, [r7, #6]
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) &= ~BIT2;
 8000d2e:	88fb      	ldrh	r3, [r7, #6]
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	88fb      	ldrh	r3, [r7, #6]
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d40:	f022 0204 	bic.w	r2, r2, #4
 8000d44:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) |= ((uint32_t)update_request_source) << 2;
 8000d46:	88fb      	ldrh	r3, [r7, #6]
 8000d48:	009b      	lsls	r3, r3, #2
 8000d4a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d4e:	6819      	ldr	r1, [r3, #0]
 8000d50:	797b      	ldrb	r3, [r7, #5]
 8000d52:	009a      	lsls	r2, r3, #2
 8000d54:	88fb      	ldrh	r3, [r7, #6]
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	601a      	str	r2, [r3, #0]
}
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <controlReg1_update_disable>:

static void controlReg1_update_disable(general_timers_32bit_t timer, bool disable)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	460a      	mov	r2, r1
 8000d76:	80fb      	strh	r3, [r7, #6]
 8000d78:	4613      	mov	r3, r2
 8000d7a:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) &= ~BIT1;
 8000d7c:	88fb      	ldrh	r3, [r7, #6]
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	88fb      	ldrh	r3, [r7, #6]
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d8e:	f022 0202 	bic.w	r2, r2, #2
 8000d92:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) |= ((uint32_t)disable) << 1;
 8000d94:	88fb      	ldrh	r3, [r7, #6]
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000d9c:	6819      	ldr	r1, [r3, #0]
 8000d9e:	797b      	ldrb	r3, [r7, #5]
 8000da0:	005a      	lsls	r2, r3, #1
 8000da2:	88fb      	ldrh	r3, [r7, #6]
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000daa:	430a      	orrs	r2, r1
 8000dac:	601a      	str	r2, [r3, #0]
}
 8000dae:	bf00      	nop
 8000db0:	370c      	adds	r7, #12
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <enableTimer>:

void enableTimer(general_timers_32bit_t timer)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	b083      	sub	sp, #12
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	80fb      	strh	r3, [r7, #6]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) |= BIT0;
 8000dc4:	88fb      	ldrh	r3, [r7, #6]
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000dcc:	681a      	ldr	r2, [r3, #0]
 8000dce:	88fb      	ldrh	r3, [r7, #6]
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000dd6:	f042 0201 	orr.w	r2, r2, #1
 8000dda:	601a      	str	r2, [r3, #0]
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <disableTimer>:

void disableTimer(general_timers_32bit_t timer)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	80fb      	strh	r3, [r7, #6]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR1) &= ~BIT0;
 8000df2:	88fb      	ldrh	r3, [r7, #6]
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	88fb      	ldrh	r3, [r7, #6]
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e04:	f022 0201 	bic.w	r2, r2, #1
 8000e08:	601a      	str	r2, [r3, #0]
}
 8000e0a:	bf00      	nop
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <controlReg2_selection>:

// Control reg 2
static void controlReg2_selection(general_timers_32bit_t timer, bool xor)
{
 8000e16:	b480      	push	{r7}
 8000e18:	b083      	sub	sp, #12
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	460a      	mov	r2, r1
 8000e20:	80fb      	strh	r3, [r7, #6]
 8000e22:	4613      	mov	r3, r2
 8000e24:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR2) &= ~BIT7;
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	88fb      	ldrh	r3, [r7, #6]
 8000e34:	3301      	adds	r3, #1
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e40:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR2) |= ((uint32_t)xor) << 7;
 8000e42:	88fb      	ldrh	r3, [r7, #6]
 8000e44:	3301      	adds	r3, #1
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e4c:	6819      	ldr	r1, [r3, #0]
 8000e4e:	797b      	ldrb	r3, [r7, #5]
 8000e50:	01da      	lsls	r2, r3, #7
 8000e52:	88fb      	ldrh	r3, [r7, #6]
 8000e54:	3301      	adds	r3, #1
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	601a      	str	r2, [r3, #0]
}
 8000e60:	bf00      	nop
 8000e62:	370c      	adds	r7, #12
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <controlReg2_master_mode_selection>:

static void controlReg2_master_mode_selection(general_timers_32bit_t timer, uint8_t mode)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b083      	sub	sp, #12
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	460a      	mov	r2, r1
 8000e76:	80fb      	strh	r3, [r7, #6]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	717b      	strb	r3, [r7, #5]
	mode &= (BIT2 | BIT1 | BIT0);
 8000e7c:	797b      	ldrb	r3, [r7, #5]
 8000e7e:	f003 0307 	and.w	r3, r3, #7
 8000e82:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR2) &= ~(BIT6 | BIT5 | BIT4);
 8000e84:	88fb      	ldrh	r3, [r7, #6]
 8000e86:	3301      	adds	r3, #1
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	88fb      	ldrh	r3, [r7, #6]
 8000e92:	3301      	adds	r3, #1
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e9a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000e9e:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR2) |= ((uint32_t)mode) << 4;
 8000ea0:	88fb      	ldrh	r3, [r7, #6]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000eaa:	6819      	ldr	r1, [r3, #0]
 8000eac:	797b      	ldrb	r3, [r7, #5]
 8000eae:	011a      	lsls	r2, r3, #4
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	601a      	str	r2, [r3, #0]
}
 8000ebe:	bf00      	nop
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr

08000eca <controlReg2_capture_compare_dma_select>:

static void controlReg2_capture_compare_dma_select(general_timers_32bit_t timer, bool update)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	b083      	sub	sp, #12
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	460a      	mov	r2, r1
 8000ed4:	80fb      	strh	r3, [r7, #6]
 8000ed6:	4613      	mov	r3, r2
 8000ed8:	717b      	strb	r3, [r7, #5]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR2) &= ~BIT3;
 8000eda:	88fb      	ldrh	r3, [r7, #6]
 8000edc:	3301      	adds	r3, #1
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	88fb      	ldrh	r3, [r7, #6]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ef0:	f022 0208 	bic.w	r2, r2, #8
 8000ef4:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CR2) |= ((uint32_t)update) << 3;
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f00:	6819      	ldr	r1, [r3, #0]
 8000f02:	797b      	ldrb	r3, [r7, #5]
 8000f04:	00da      	lsls	r2, r3, #3
 8000f06:	88fb      	ldrh	r3, [r7, #6]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f10:	430a      	orrs	r2, r1
 8000f12:	601a      	str	r2, [r3, #0]
}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <configureSlave>:

// slave mode control
static void configureSlave(general_timers_32bit_t timer, timer_slave_attr_t slaveAttr)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	e883 0006 	stmia.w	r3, {r1, r2}
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	81fb      	strh	r3, [r7, #14]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SMCR) = 0;
 8000f30:	89fb      	ldrh	r3, [r7, #14]
 8000f32:	3302      	adds	r3, #2
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SMCR) |= ((uint32_t)slaveAttr.ETP) << 15;
 8000f3e:	89fb      	ldrh	r3, [r7, #14]
 8000f40:	3302      	adds	r3, #2
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f48:	6819      	ldr	r1, [r3, #0]
 8000f4a:	793b      	ldrb	r3, [r7, #4]
 8000f4c:	03da      	lsls	r2, r3, #15
 8000f4e:	89fb      	ldrh	r3, [r7, #14]
 8000f50:	3302      	adds	r3, #2
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SMCR) |= ((uint32_t)slaveAttr.ECE) << 14;
 8000f5c:	89fb      	ldrh	r3, [r7, #14]
 8000f5e:	3302      	adds	r3, #2
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f66:	6819      	ldr	r1, [r3, #0]
 8000f68:	797b      	ldrb	r3, [r7, #5]
 8000f6a:	039a      	lsls	r2, r3, #14
 8000f6c:	89fb      	ldrh	r3, [r7, #14]
 8000f6e:	3302      	adds	r3, #2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f76:	430a      	orrs	r2, r1
 8000f78:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SMCR) |= (((uint32_t)slaveAttr.ETPS) & (BIT1 | BIT0)) << 12;
 8000f7a:	89fb      	ldrh	r3, [r7, #14]
 8000f7c:	3302      	adds	r3, #2
 8000f7e:	009b      	lsls	r3, r3, #2
 8000f80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f84:	6819      	ldr	r1, [r3, #0]
 8000f86:	79bb      	ldrb	r3, [r7, #6]
 8000f88:	031b      	lsls	r3, r3, #12
 8000f8a:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 8000f8e:	89fb      	ldrh	r3, [r7, #14]
 8000f90:	3302      	adds	r3, #2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SMCR) |= (((uint32_t)slaveAttr.ETF) & (BIT3 | BIT2 | BIT1 | BIT0)) << 8;
 8000f9c:	89fb      	ldrh	r3, [r7, #14]
 8000f9e:	3302      	adds	r3, #2
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000fa6:	6819      	ldr	r1, [r3, #0]
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	021b      	lsls	r3, r3, #8
 8000fac:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8000fb0:	89fb      	ldrh	r3, [r7, #14]
 8000fb2:	3302      	adds	r3, #2
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000fba:	430a      	orrs	r2, r1
 8000fbc:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SMCR) |= ((uint32_t)slaveAttr.MSM) << 7;
 8000fbe:	89fb      	ldrh	r3, [r7, #14]
 8000fc0:	3302      	adds	r3, #2
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000fc8:	6819      	ldr	r1, [r3, #0]
 8000fca:	7a3b      	ldrb	r3, [r7, #8]
 8000fcc:	01da      	lsls	r2, r3, #7
 8000fce:	89fb      	ldrh	r3, [r7, #14]
 8000fd0:	3302      	adds	r3, #2
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SMCR) |= (((uint32_t)slaveAttr.TS) & (BIT2 | BIT1 | BIT0)) << 4;
 8000fdc:	89fb      	ldrh	r3, [r7, #14]
 8000fde:	3302      	adds	r3, #2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000fe6:	6819      	ldr	r1, [r3, #0]
 8000fe8:	7a7b      	ldrb	r3, [r7, #9]
 8000fea:	011b      	lsls	r3, r3, #4
 8000fec:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8000ff0:	89fb      	ldrh	r3, [r7, #14]
 8000ff2:	3302      	adds	r3, #2
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SMCR) |= (((uint32_t)slaveAttr.SMS) & (BIT2 | BIT1 | BIT0));
 8000ffe:	89fb      	ldrh	r3, [r7, #14]
 8001000:	3302      	adds	r3, #2
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001008:	6819      	ldr	r1, [r3, #0]
 800100a:	7abb      	ldrb	r3, [r7, #10]
 800100c:	f003 0207 	and.w	r2, r3, #7
 8001010:	89fb      	ldrh	r3, [r7, #14]
 8001012:	3302      	adds	r3, #2
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800101a:	430a      	orrs	r2, r1
 800101c:	601a      	str	r2, [r3, #0]
}
 800101e:	bf00      	nop
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <enableTimerInterrupts>:

// Interrupt enable register
static void enableTimerInterrupts(general_timers_32bit_t timer, uint16_t mask)
{
 800102a:	b480      	push	{r7}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	4603      	mov	r3, r0
 8001032:	460a      	mov	r2, r1
 8001034:	80fb      	strh	r3, [r7, #6]
 8001036:	4613      	mov	r3, r2
 8001038:	80bb      	strh	r3, [r7, #4]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_DIER) &= GEN_TIMER_INTE_RESERVED;
 800103a:	88fb      	ldrh	r3, [r7, #6]
 800103c:	3303      	adds	r3, #3
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001044:	6819      	ldr	r1, [r3, #0]
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	3303      	adds	r3, #3
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8001050:	f24a 03a0 	movw	r3, #41120	; 0xa0a0
 8001054:	400b      	ands	r3, r1
 8001056:	6013      	str	r3, [r2, #0]
	mask &= ~GEN_TIMER_INTE_RESERVED;
 8001058:	88bb      	ldrh	r3, [r7, #4]
 800105a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800105e:	80bb      	strh	r3, [r7, #4]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_DIER) |= (uint32_t)mask;
 8001060:	88fb      	ldrh	r3, [r7, #6]
 8001062:	3303      	adds	r3, #3
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800106a:	6819      	ldr	r1, [r3, #0]
 800106c:	88ba      	ldrh	r2, [r7, #4]
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	3303      	adds	r3, #3
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001078:	430a      	orrs	r2, r1
 800107a:	601a      	str	r2, [r3, #0]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <checkTimerStatus>:

// Interrupt status register
bool checkTimerStatus(general_timers_32bit_t timer, uint16_t mask)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	460a      	mov	r2, r1
 8001092:	80fb      	strh	r3, [r7, #6]
 8001094:	4613      	mov	r3, r2
 8001096:	80bb      	strh	r3, [r7, #4]
	uint16_t status;
	mask &= ~GEN_TIMER_SR_RESERVED;
 8001098:	88bb      	ldrh	r3, [r7, #4]
 800109a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800109e:	80bb      	strh	r3, [r7, #4]
	status = TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SR) & mask;
 80010a0:	88fb      	ldrh	r3, [r7, #6]
 80010a2:	3304      	adds	r3, #4
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	88bb      	ldrh	r3, [r7, #4]
 80010b0:	4013      	ands	r3, r2
 80010b2:	81fb      	strh	r3, [r7, #14]
	mask = ~mask;
 80010b4:	88bb      	ldrh	r3, [r7, #4]
 80010b6:	43db      	mvns	r3, r3
 80010b8:	80bb      	strh	r3, [r7, #4]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SR) = mask;
 80010ba:	88fb      	ldrh	r3, [r7, #6]
 80010bc:	3304      	adds	r3, #4
 80010be:	009b      	lsls	r3, r3, #2
 80010c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80010c4:	88ba      	ldrh	r2, [r7, #4]
 80010c6:	601a      	str	r2, [r3, #0]
	return status != 0;
 80010c8:	89fb      	ldrh	r3, [r7, #14]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	bf14      	ite	ne
 80010ce:	2301      	movne	r3, #1
 80010d0:	2300      	moveq	r3, #0
 80010d2:	b2db      	uxtb	r3, r3
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3714      	adds	r7, #20
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <configureCaptureCompareModeAsOutput>:
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_EGR) |= mask;
}

// Capture/compare mode registers
static void configureCaptureCompareModeAsOutput(general_timers_32bit_t timer, outputCompareMode_t compareAttr, uint8_t channel)
{
 80010e0:	b490      	push	{r4, r7}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4604      	mov	r4, r0
 80010e8:	4638      	mov	r0, r7
 80010ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80010ee:	4623      	mov	r3, r4
 80010f0:	81fb      	strh	r3, [r7, #14]
	uint32_t reg = (channel < 3) ? TIMER32BIT_CCMR1 : TIMER32BIT_CCMR2;
 80010f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d801      	bhi.n	80010fe <configureCaptureCompareModeAsOutput+0x1e>
 80010fa:	2306      	movs	r3, #6
 80010fc:	e000      	b.n	8001100 <configureCaptureCompareModeAsOutput+0x20>
 80010fe:	2307      	movs	r3, #7
 8001100:	617b      	str	r3, [r7, #20]
	uint32_t shift = (channel & BIT0) ? 0 : 8;
 8001102:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <configureCaptureCompareModeAsOutput+0x32>
 800110e:	2300      	movs	r3, #0
 8001110:	e000      	b.n	8001114 <configureCaptureCompareModeAsOutput+0x34>
 8001112:	2308      	movs	r3, #8
 8001114:	613b      	str	r3, [r7, #16]
	TIMER_BASE_32BIT((uint32_t)timer, reg) &= ~(0xFF << shift);
 8001116:	89fa      	ldrh	r2, [r7, #14]
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	4413      	add	r3, r2
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	21ff      	movs	r1, #255	; 0xff
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	fa01 f303 	lsl.w	r3, r1, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	89f9      	ldrh	r1, [r7, #14]
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	440b      	add	r3, r1
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800113c:	4002      	ands	r2, r0
 800113e:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, reg) |= ((uint32_t)compareAttr.outputCaptureClearEnable) << (7 + shift);
 8001140:	89fa      	ldrh	r2, [r7, #14]
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	4413      	add	r3, r2
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800114c:	6819      	ldr	r1, [r3, #0]
 800114e:	783b      	ldrb	r3, [r7, #0]
 8001150:	461a      	mov	r2, r3
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	3307      	adds	r3, #7
 8001156:	409a      	lsls	r2, r3
 8001158:	89f8      	ldrh	r0, [r7, #14]
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	4403      	add	r3, r0
 800115e:	009b      	lsls	r3, r3, #2
 8001160:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001164:	430a      	orrs	r2, r1
 8001166:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, reg) |= (((uint32_t)compareAttr.outputCompareMode) & (BIT2 | BIT1 | BIT0)) << (4 + shift);
 8001168:	89fa      	ldrh	r2, [r7, #14]
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	4413      	add	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001174:	6819      	ldr	r1, [r3, #0]
 8001176:	787b      	ldrb	r3, [r7, #1]
 8001178:	f003 0207 	and.w	r2, r3, #7
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	3304      	adds	r3, #4
 8001180:	409a      	lsls	r2, r3
 8001182:	89f8      	ldrh	r0, [r7, #14]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	4403      	add	r3, r0
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800118e:	430a      	orrs	r2, r1
 8001190:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, reg) |= ((uint32_t)compareAttr.outputComparePreloadEnable) << (3 + shift);
 8001192:	89fa      	ldrh	r2, [r7, #14]
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	4413      	add	r3, r2
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800119e:	6819      	ldr	r1, [r3, #0]
 80011a0:	78bb      	ldrb	r3, [r7, #2]
 80011a2:	461a      	mov	r2, r3
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	3303      	adds	r3, #3
 80011a8:	409a      	lsls	r2, r3
 80011aa:	89f8      	ldrh	r0, [r7, #14]
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	4403      	add	r3, r0
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80011b6:	430a      	orrs	r2, r1
 80011b8:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, reg) |= ((uint32_t)compareAttr.outputCompareFastEnable) << (2 + shift);
 80011ba:	89fa      	ldrh	r2, [r7, #14]
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	4413      	add	r3, r2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80011c6:	6819      	ldr	r1, [r3, #0]
 80011c8:	78fb      	ldrb	r3, [r7, #3]
 80011ca:	461a      	mov	r2, r3
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	3302      	adds	r3, #2
 80011d0:	409a      	lsls	r2, r3
 80011d2:	89f8      	ldrh	r0, [r7, #14]
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	4403      	add	r3, r0
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80011de:	430a      	orrs	r2, r1
 80011e0:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, reg) |= (((uint32_t)compareAttr.captureCompareSelection) & (BIT1 | BIT0)) << shift;
 80011e2:	89fa      	ldrh	r2, [r7, #14]
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	4413      	add	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80011ee:	6819      	ldr	r1, [r3, #0]
 80011f0:	793b      	ldrb	r3, [r7, #4]
 80011f2:	f003 0203 	and.w	r2, r3, #3
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	409a      	lsls	r2, r3
 80011fa:	89f8      	ldrh	r0, [r7, #14]
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	4403      	add	r3, r0
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001206:	430a      	orrs	r2, r1
 8001208:	601a      	str	r2, [r3, #0]
}
 800120a:	bf00      	nop
 800120c:	3718      	adds	r7, #24
 800120e:	46bd      	mov	sp, r7
 8001210:	bc90      	pop	{r4, r7}
 8001212:	4770      	bx	lr

08001214 <configureCaptureCompareModeAsInput>:

static void configureCaptureCompareModeAsInput(general_timers_32bit_t timer, inputCaptureMode_t captureAttr, uint8_t channel)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	6039      	str	r1, [r7, #0]
 800121e:	80fb      	strh	r3, [r7, #6]
 8001220:	4613      	mov	r3, r2
 8001222:	717b      	strb	r3, [r7, #5]
	uint32_t reg = (channel < 3) ? TIMER32BIT_CCMR1 : TIMER32BIT_CCMR2;
 8001224:	797b      	ldrb	r3, [r7, #5]
 8001226:	2b02      	cmp	r3, #2
 8001228:	d801      	bhi.n	800122e <configureCaptureCompareModeAsInput+0x1a>
 800122a:	2306      	movs	r3, #6
 800122c:	e000      	b.n	8001230 <configureCaptureCompareModeAsInput+0x1c>
 800122e:	2307      	movs	r3, #7
 8001230:	60fb      	str	r3, [r7, #12]
	uint32_t shift = (channel & BIT0) ? 0 : 8;
 8001232:	797b      	ldrb	r3, [r7, #5]
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <configureCaptureCompareModeAsInput+0x2c>
 800123c:	2300      	movs	r3, #0
 800123e:	e000      	b.n	8001242 <configureCaptureCompareModeAsInput+0x2e>
 8001240:	2308      	movs	r3, #8
 8001242:	60bb      	str	r3, [r7, #8]
	TIMER_BASE_32BIT((uint32_t)timer, reg) &= ~(0xFF << shift);
 8001244:	88fa      	ldrh	r2, [r7, #6]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	21ff      	movs	r1, #255	; 0xff
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	fa01 f303 	lsl.w	r3, r1, r3
 800125a:	43db      	mvns	r3, r3
 800125c:	4618      	mov	r0, r3
 800125e:	88f9      	ldrh	r1, [r7, #6]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	440b      	add	r3, r1
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800126a:	4002      	ands	r2, r0
 800126c:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, reg) |= (((uint32_t)captureAttr.inputCaptureFilter) & (BIT3 | BIT2 | BIT1 | BIT0)) << (4 + shift);
 800126e:	88fa      	ldrh	r2, [r7, #6]
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	4413      	add	r3, r2
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800127a:	6819      	ldr	r1, [r3, #0]
 800127c:	783b      	ldrb	r3, [r7, #0]
 800127e:	f003 020f 	and.w	r2, r3, #15
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	3304      	adds	r3, #4
 8001286:	409a      	lsls	r2, r3
 8001288:	88f8      	ldrh	r0, [r7, #6]
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	4403      	add	r3, r0
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001294:	430a      	orrs	r2, r1
 8001296:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, reg) |= (((uint32_t)captureAttr.inputCapturePrescaler) & (BIT1 | BIT0)) << (2 + shift);
 8001298:	88fa      	ldrh	r2, [r7, #6]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	4413      	add	r3, r2
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80012a4:	6819      	ldr	r1, [r3, #0]
 80012a6:	787b      	ldrb	r3, [r7, #1]
 80012a8:	f003 0203 	and.w	r2, r3, #3
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	3302      	adds	r3, #2
 80012b0:	409a      	lsls	r2, r3
 80012b2:	88f8      	ldrh	r0, [r7, #6]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	4403      	add	r3, r0
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80012be:	430a      	orrs	r2, r1
 80012c0:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, reg) |= (((uint32_t)captureAttr.captureCompareSelection) & (BIT1 | BIT0)) << shift;
 80012c2:	88fa      	ldrh	r2, [r7, #6]
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	4413      	add	r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80012ce:	6819      	ldr	r1, [r3, #0]
 80012d0:	78bb      	ldrb	r3, [r7, #2]
 80012d2:	f003 0203 	and.w	r2, r3, #3
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	409a      	lsls	r2, r3
 80012da:	88f8      	ldrh	r0, [r7, #6]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	4403      	add	r3, r0
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80012e6:	430a      	orrs	r2, r1
 80012e8:	601a      	str	r2, [r3, #0]
}
 80012ea:	bf00      	nop
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
	...

080012f8 <configureCapturePolarity>:
	uint32_t mask = BIT0 << ((channel - 1) << 2);
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CCER) &= ~mask;
}

static void configureCapturePolarity(general_timers_32bit_t timer, uint8_t channel, uint8_t polarity)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	80fb      	strh	r3, [r7, #6]
 8001302:	460b      	mov	r3, r1
 8001304:	717b      	strb	r3, [r7, #5]
 8001306:	4613      	mov	r3, r2
 8001308:	713b      	strb	r3, [r7, #4]
	// Look at bits in CCMR
	uint32_t mask = 0;
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]

	switch(polarity)
 800130e:	793b      	ldrb	r3, [r7, #4]
 8001310:	2b02      	cmp	r3, #2
 8001312:	d008      	beq.n	8001326 <configureCapturePolarity+0x2e>
 8001314:	2b02      	cmp	r3, #2
 8001316:	dc09      	bgt.n	800132c <configureCapturePolarity+0x34>
 8001318:	2b00      	cmp	r3, #0
 800131a:	d00d      	beq.n	8001338 <configureCapturePolarity+0x40>
 800131c:	2b01      	cmp	r3, #1
 800131e:	d105      	bne.n	800132c <configureCapturePolarity+0x34>
	{
	case CAPTURE_NONINVERTING_RISING:
		break;
	case CAPTURE_INVERTING_FALLING: mask = BIT1;
 8001320:	2302      	movs	r3, #2
 8001322:	60fb      	str	r3, [r7, #12]
		break;
 8001324:	e009      	b.n	800133a <configureCapturePolarity+0x42>
	case CAPTURE_INVERTING_BOTH_EDGES: mask = BIT1 | BIT3;
 8001326:	230a      	movs	r3, #10
 8001328:	60fb      	str	r3, [r7, #12]
		break;
 800132a:	e006      	b.n	800133a <configureCapturePolarity+0x42>
	default:
		assert(0);
 800132c:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <configureCapturePolarity+0xa0>)
 800132e:	4a1b      	ldr	r2, [pc, #108]	; (800139c <configureCapturePolarity+0xa4>)
 8001330:	21cb      	movs	r1, #203	; 0xcb
 8001332:	481b      	ldr	r0, [pc, #108]	; (80013a0 <configureCapturePolarity+0xa8>)
 8001334:	f003 fe94 	bl	8005060 <__assert_func>
		break;
 8001338:	bf00      	nop
	}

	mask <<= (channel - 1) << 2;
 800133a:	797b      	ldrb	r3, [r7, #5]
 800133c:	3b01      	subs	r3, #1
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	60fb      	str	r3, [r7, #12]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CCER) &= ~((BIT1 | BIT3) << (channel - 1) << 2);
 8001348:	88fb      	ldrh	r3, [r7, #6]
 800134a:	3308      	adds	r3, #8
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	797b      	ldrb	r3, [r7, #5]
 8001356:	3b01      	subs	r3, #1
 8001358:	210a      	movs	r1, #10
 800135a:	fa01 f303 	lsl.w	r3, r1, r3
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	43db      	mvns	r3, r3
 8001362:	4619      	mov	r1, r3
 8001364:	88fb      	ldrh	r3, [r7, #6]
 8001366:	3308      	adds	r3, #8
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800136e:	400a      	ands	r2, r1
 8001370:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CCER) |= mask;
 8001372:	88fb      	ldrh	r3, [r7, #6]
 8001374:	3308      	adds	r3, #8
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800137c:	6819      	ldr	r1, [r3, #0]
 800137e:	88fb      	ldrh	r3, [r7, #6]
 8001380:	3308      	adds	r3, #8
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001388:	68fa      	ldr	r2, [r7, #12]
 800138a:	430a      	orrs	r2, r1
 800138c:	601a      	str	r2, [r3, #0]
}
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	08006088 	.word	0x08006088
 800139c:	080061b8 	.word	0x080061b8
 80013a0:	0800608c 	.word	0x0800608c

080013a4 <configureComparePolarity>:

static void configureComparePolarity(general_timers_32bit_t timer, uint8_t channel, uint8_t polarity)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	80fb      	strh	r3, [r7, #6]
 80013ae:	460b      	mov	r3, r1
 80013b0:	717b      	strb	r3, [r7, #5]
 80013b2:	4613      	mov	r3, r2
 80013b4:	713b      	strb	r3, [r7, #4]
	// Look at bits in CCMR
	uint32_t mask = (polarity & 0x1 << 1) << ((channel - 1) << 2);
 80013b6:	793b      	ldrb	r3, [r7, #4]
 80013b8:	f003 0202 	and.w	r2, r3, #2
 80013bc:	797b      	ldrb	r3, [r7, #5]
 80013be:	3b01      	subs	r3, #1
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	60fb      	str	r3, [r7, #12]

	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CCER) &= ~((BIT1 | BIT3) << (channel - 1) << 2);
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	3308      	adds	r3, #8
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	797b      	ldrb	r3, [r7, #5]
 80013d6:	3b01      	subs	r3, #1
 80013d8:	210a      	movs	r1, #10
 80013da:	fa01 f303 	lsl.w	r3, r1, r3
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	43db      	mvns	r3, r3
 80013e2:	4619      	mov	r1, r3
 80013e4:	88fb      	ldrh	r3, [r7, #6]
 80013e6:	3308      	adds	r3, #8
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80013ee:	400a      	ands	r2, r1
 80013f0:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CCER) |= mask;
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	3308      	adds	r3, #8
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80013fc:	6819      	ldr	r1, [r3, #0]
 80013fe:	88fb      	ldrh	r3, [r7, #6]
 8001400:	3308      	adds	r3, #8
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	430a      	orrs	r2, r1
 800140c:	601a      	str	r2, [r3, #0]
}
 800140e:	bf00      	nop
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <setPrescalar>:
{
	return (uint16_t)TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CNT);
}

static void setPrescalar(general_timers_32bit_t timer, uint16_t value)
{
 800141a:	b480      	push	{r7}
 800141c:	b083      	sub	sp, #12
 800141e:	af00      	add	r7, sp, #0
 8001420:	4603      	mov	r3, r0
 8001422:	460a      	mov	r2, r1
 8001424:	80fb      	strh	r3, [r7, #6]
 8001426:	4613      	mov	r3, r2
 8001428:	80bb      	strh	r3, [r7, #4]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_PSC) = (uint32_t)value;
 800142a:	88fb      	ldrh	r3, [r7, #6]
 800142c:	330a      	adds	r3, #10
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001434:	88ba      	ldrh	r2, [r7, #4]
 8001436:	601a      	str	r2, [r3, #0]
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <setAutoReload>:

static void setAutoReload(general_timers_32bit_t timer, uint16_t value)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	460a      	mov	r2, r1
 800144e:	80fb      	strh	r3, [r7, #6]
 8001450:	4613      	mov	r3, r2
 8001452:	80bb      	strh	r3, [r7, #4]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_ARR) = (uint32_t)value;
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	330b      	adds	r3, #11
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800145e:	88ba      	ldrh	r2, [r7, #4]
 8001460:	601a      	str	r2, [r3, #0]
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <setCompare>:

static void setCompare(general_timers_32bit_t timer, uint8_t channel, uint32_t value)
{
 800146e:	b480      	push	{r7}
 8001470:	b085      	sub	sp, #20
 8001472:	af00      	add	r7, sp, #0
 8001474:	4603      	mov	r3, r0
 8001476:	603a      	str	r2, [r7, #0]
 8001478:	80fb      	strh	r3, [r7, #6]
 800147a:	460b      	mov	r3, r1
 800147c:	717b      	strb	r3, [r7, #5]
	uint32_t reg = TIMER32BIT_CCR1 + (uint32_t)channel - 1;
 800147e:	797b      	ldrb	r3, [r7, #5]
 8001480:	330c      	adds	r3, #12
 8001482:	60fb      	str	r3, [r7, #12]

	if (!(timer == TIMER2 || timer == TIMER5))
 8001484:	88fb      	ldrh	r3, [r7, #6]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d006      	beq.n	8001498 <setCompare+0x2a>
 800148a:	88fb      	ldrh	r3, [r7, #6]
 800148c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001490:	d002      	beq.n	8001498 <setCompare+0x2a>
	{
		value &= 0xFFFF;
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	b29b      	uxth	r3, r3
 8001496:	603b      	str	r3, [r7, #0]
	}

	TIMER_BASE_32BIT((uint32_t)timer, reg) = value;
 8001498:	88fa      	ldrh	r2, [r7, #6]
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	4413      	add	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	601a      	str	r2, [r3, #0]
}
 80014a8:	bf00      	nop
 80014aa:	3714      	adds	r7, #20
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <configureDMAcontrol>:
	uint32_t reg = TIMER32BIT_CCR1 + (uint32_t)channel - 1;
	return TIMER_BASE_32BIT((uint32_t)timer, reg);
}

static void configureDMAcontrol(general_timers_32bit_t timer, general_timer_attr_t attr)
{
 80014b4:	b084      	sub	sp, #16
 80014b6:	b590      	push	{r4, r7, lr}
 80014b8:	b085      	sub	sp, #20
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	4604      	mov	r4, r0
 80014be:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80014c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80014c6:	4623      	mov	r3, r4
 80014c8:	80fb      	strh	r3, [r7, #6]
	uint32_t dbl, dba;
	dbl = (uint32_t)attr.dmaBurstLength;
 80014ca:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 80014ce:	60fb      	str	r3, [r7, #12]
	dbl &= 0x1F;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	f003 031f 	and.w	r3, r3, #31
 80014d6:	60fb      	str	r3, [r7, #12]
	assert(dbl < 18);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	2b11      	cmp	r3, #17
 80014dc:	d906      	bls.n	80014ec <configureDMAcontrol+0x38>
 80014de:	4b21      	ldr	r3, [pc, #132]	; (8001564 <configureDMAcontrol+0xb0>)
 80014e0:	4a21      	ldr	r2, [pc, #132]	; (8001568 <configureDMAcontrol+0xb4>)
 80014e2:	f240 1109 	movw	r1, #265	; 0x109
 80014e6:	4821      	ldr	r0, [pc, #132]	; (800156c <configureDMAcontrol+0xb8>)
 80014e8:	f003 fdba 	bl	8005060 <__assert_func>

	dba = (uint32_t)attr.dmaBaseAddr;
 80014ec:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 80014f0:	60bb      	str	r3, [r7, #8]
	dba &= 0x1F;
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	f003 031f 	and.w	r3, r3, #31
 80014f8:	60bb      	str	r3, [r7, #8]

	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_DCR) &= ~(BITC | BITB | BITA | BIT9 | BIT8 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0);
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	3312      	adds	r3, #18
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	88fa      	ldrh	r2, [r7, #6]
 8001508:	3212      	adds	r2, #18
 800150a:	0092      	lsls	r2, r2, #2
 800150c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001510:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001514:	f023 031f 	bic.w	r3, r3, #31
 8001518:	6013      	str	r3, [r2, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_DCR) |= dba;
 800151a:	88fb      	ldrh	r3, [r7, #6]
 800151c:	3312      	adds	r3, #18
 800151e:	009b      	lsls	r3, r3, #2
 8001520:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001524:	6819      	ldr	r1, [r3, #0]
 8001526:	88fb      	ldrh	r3, [r7, #6]
 8001528:	3312      	adds	r3, #18
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001530:	68ba      	ldr	r2, [r7, #8]
 8001532:	430a      	orrs	r2, r1
 8001534:	601a      	str	r2, [r3, #0]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_DCR) |= dbl << 8;
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	3312      	adds	r3, #18
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001540:	6819      	ldr	r1, [r3, #0]
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	021a      	lsls	r2, r3, #8
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	3312      	adds	r3, #18
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001550:	430a      	orrs	r2, r1
 8001552:	601a      	str	r2, [r3, #0]
}
 8001554:	bf00      	nop
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800155e:	b004      	add	sp, #16
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	080060ac 	.word	0x080060ac
 8001568:	080061d4 	.word	0x080061d4
 800156c:	0800608c 	.word	0x0800608c

08001570 <configureDMAfullTransferAddress>:

static void configureDMAfullTransferAddress(general_timers_32bit_t timer, uint16_t addr)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	460a      	mov	r2, r1
 800157a:	80fb      	strh	r3, [r7, #6]
 800157c:	4613      	mov	r3, r2
 800157e:	80bb      	strh	r3, [r7, #4]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_DMAR) = (uint32_t)addr;
 8001580:	88fb      	ldrh	r3, [r7, #6]
 8001582:	3313      	adds	r3, #19
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800158a:	88ba      	ldrh	r2, [r7, #4]
 800158c:	601a      	str	r2, [r3, #0]
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr

0800159a <configureTimerOption>:

static void configureTimerOption(general_timers_32bit_t timer, uint8_t timerOption)
{
 800159a:	b480      	push	{r7}
 800159c:	b085      	sub	sp, #20
 800159e:	af00      	add	r7, sp, #0
 80015a0:	4603      	mov	r3, r0
 80015a2:	460a      	mov	r2, r1
 80015a4:	80fb      	strh	r3, [r7, #6]
 80015a6:	4613      	mov	r3, r2
 80015a8:	717b      	strb	r3, [r7, #5]
	uint32_t config = timerOption & (BIT1 | BIT0);
 80015aa:	797b      	ldrb	r3, [r7, #5]
 80015ac:	f003 0303 	and.w	r3, r3, #3
 80015b0:	60fb      	str	r3, [r7, #12]
#if defined ( __GNUC__ )
#pragma GCC diagnostic push
// This error is ignored because not all the cases need to be handled here...
#pragma GCC diagnostic ignored "-Wswitch-enum"
#endif
	switch(timer)
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d003      	beq.n	80015c0 <configureTimerOption+0x26>
 80015b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80015bc:	d004      	beq.n	80015c8 <configureTimerOption+0x2e>
		break;
	case TIMER5:
		config <<= 6;
		break;
	default:
		return;
 80015be:	e00e      	b.n	80015de <configureTimerOption+0x44>
		config <<= 10;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	029b      	lsls	r3, r3, #10
 80015c4:	60fb      	str	r3, [r7, #12]
		break;
 80015c6:	e003      	b.n	80015d0 <configureTimerOption+0x36>
		config <<= 6;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	019b      	lsls	r3, r3, #6
 80015cc:	60fb      	str	r3, [r7, #12]
		break;
 80015ce:	bf00      	nop
	}
#if defined ( __GNUC__ )
#pragma GCC diagnostic pop
#endif

	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_OR) = config;
 80015d0:	88fb      	ldrh	r3, [r7, #6]
 80015d2:	3314      	adds	r3, #20
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	601a      	str	r2, [r3, #0]
}
 80015de:	3714      	adds	r7, #20
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <configureCaptureCompare>:

static void configureCaptureCompare(general_timers_32bit_t timer, general_timer_attr_t attr)
{
 80015e8:	b084      	sub	sp, #16
 80015ea:	b590      	push	{r4, r7, lr}
 80015ec:	b085      	sub	sp, #20
 80015ee:	af02      	add	r7, sp, #8
 80015f0:	4604      	mov	r4, r0
 80015f2:	f107 001c 	add.w	r0, r7, #28
 80015f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80015fa:	4623      	mov	r3, r4
 80015fc:	80fb      	strh	r3, [r7, #6]
	// Configure channel 1
	if (attr.ccMode1 == CAPTURE_MODE)
 80015fe:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8001602:	2b00      	cmp	r3, #0
 8001604:	d00d      	beq.n	8001622 <configureCaptureCompare+0x3a>
	{
		configureCaptureCompareModeAsInput(timer, attr.capture1, 1);
 8001606:	88fb      	ldrh	r3, [r7, #6]
 8001608:	2201      	movs	r2, #1
 800160a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fe01 	bl	8001214 <configureCaptureCompareModeAsInput>
		configureCapturePolarity(timer, 1, attr.captureCompareOutputPolarity1);
 8001612:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8001616:	88fb      	ldrh	r3, [r7, #6]
 8001618:	2101      	movs	r1, #1
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fe6c 	bl	80012f8 <configureCapturePolarity>
 8001620:	e014      	b.n	800164c <configureCaptureCompare+0x64>
	}
	else
	{
		configureCaptureCompareModeAsOutput(timer, attr.compare1, 1);
 8001622:	88f8      	ldrh	r0, [r7, #6]
 8001624:	2301      	movs	r3, #1
 8001626:	9300      	str	r3, [sp, #0]
 8001628:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800162c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800162e:	f7ff fd57 	bl	80010e0 <configureCaptureCompareModeAsOutput>
		configureComparePolarity(timer, 1, attr.captureCompareOutputPolarity1);
 8001632:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8001636:	88fb      	ldrh	r3, [r7, #6]
 8001638:	2101      	movs	r1, #1
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff feb2 	bl	80013a4 <configureComparePolarity>
		setCompare(timer, 1, attr.compare1.compareValue);
 8001640:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001642:	88fb      	ldrh	r3, [r7, #6]
 8001644:	2101      	movs	r1, #1
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff ff11 	bl	800146e <setCompare>
	}

	// Configure channel 2
	if (attr.ccMode2 == CAPTURE_MODE)
 800164c:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8001650:	2b00      	cmp	r3, #0
 8001652:	d00d      	beq.n	8001670 <configureCaptureCompare+0x88>
	{
		configureCaptureCompareModeAsInput(timer, attr.capture2, 2);
 8001654:	88fb      	ldrh	r3, [r7, #6]
 8001656:	2202      	movs	r2, #2
 8001658:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fdda 	bl	8001214 <configureCaptureCompareModeAsInput>
		configureCapturePolarity(timer, 2, attr.captureCompareOutputPolarity2);
 8001660:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
 8001664:	88fb      	ldrh	r3, [r7, #6]
 8001666:	2102      	movs	r1, #2
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fe45 	bl	80012f8 <configureCapturePolarity>
 800166e:	e014      	b.n	800169a <configureCaptureCompare+0xb2>
	}
	else
	{
		configureCaptureCompareModeAsOutput(timer, attr.compare2, 2);
 8001670:	88f8      	ldrh	r0, [r7, #6]
 8001672:	2302      	movs	r3, #2
 8001674:	9300      	str	r3, [sp, #0]
 8001676:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800167a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800167c:	f7ff fd30 	bl	80010e0 <configureCaptureCompareModeAsOutput>
		configureComparePolarity(timer, 2, attr.captureCompareOutputPolarity2);
 8001680:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
 8001684:	88fb      	ldrh	r3, [r7, #6]
 8001686:	2102      	movs	r1, #2
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fe8b 	bl	80013a4 <configureComparePolarity>
		setCompare(timer, 2, attr.compare2.compareValue);
 800168e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001690:	88fb      	ldrh	r3, [r7, #6]
 8001692:	2102      	movs	r1, #2
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff feea 	bl	800146e <setCompare>
	}

	// Configure channel 3
	if (attr.ccMode3 == CAPTURE_MODE)
 800169a:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d00d      	beq.n	80016be <configureCaptureCompare+0xd6>
	{
		configureCaptureCompareModeAsInput(timer, attr.capture3, 3);
 80016a2:	88fb      	ldrh	r3, [r7, #6]
 80016a4:	2203      	movs	r2, #3
 80016a6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff fdb3 	bl	8001214 <configureCaptureCompareModeAsInput>
		configureCapturePolarity(timer, 3, attr.captureCompareOutputPolarity3);
 80016ae:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 80016b2:	88fb      	ldrh	r3, [r7, #6]
 80016b4:	2103      	movs	r1, #3
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fe1e 	bl	80012f8 <configureCapturePolarity>
 80016bc:	e014      	b.n	80016e8 <configureCaptureCompare+0x100>
	}
	else
	{
		configureCaptureCompareModeAsOutput(timer, attr.compare3, 3);
 80016be:	88f8      	ldrh	r0, [r7, #6]
 80016c0:	2303      	movs	r3, #3
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80016c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016ca:	f7ff fd09 	bl	80010e0 <configureCaptureCompareModeAsOutput>
		configureComparePolarity(timer, 3, attr.captureCompareOutputPolarity3);
 80016ce:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 80016d2:	88fb      	ldrh	r3, [r7, #6]
 80016d4:	2103      	movs	r1, #3
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff fe64 	bl	80013a4 <configureComparePolarity>
		setCompare(timer, 3, attr.compare3.compareValue);
 80016dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80016de:	88fb      	ldrh	r3, [r7, #6]
 80016e0:	2103      	movs	r1, #3
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fec3 	bl	800146e <setCompare>
	}

	// Configure channel 4
	if (attr.ccMode4 == CAPTURE_MODE)
 80016e8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d00d      	beq.n	800170c <configureCaptureCompare+0x124>
	{
		configureCaptureCompareModeAsInput(timer, attr.capture4, 4);
 80016f0:	88fb      	ldrh	r3, [r7, #6]
 80016f2:	2204      	movs	r2, #4
 80016f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff fd8c 	bl	8001214 <configureCaptureCompareModeAsInput>
		configureCapturePolarity(timer, 4, attr.captureCompareOutputPolarity4);
 80016fc:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8001700:	88fb      	ldrh	r3, [r7, #6]
 8001702:	2104      	movs	r1, #4
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff fdf7 	bl	80012f8 <configureCapturePolarity>
	{
		configureCaptureCompareModeAsOutput(timer, attr.compare4, 4);
		configureComparePolarity(timer, 4, attr.captureCompareOutputPolarity4);
		setCompare(timer, 4, attr.compare4.compareValue);
	}
}
 800170a:	e014      	b.n	8001736 <configureCaptureCompare+0x14e>
		configureCaptureCompareModeAsOutput(timer, attr.compare4, 4);
 800170c:	88f8      	ldrh	r0, [r7, #6]
 800170e:	2304      	movs	r3, #4
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001716:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001718:	f7ff fce2 	bl	80010e0 <configureCaptureCompareModeAsOutput>
		configureComparePolarity(timer, 4, attr.captureCompareOutputPolarity4);
 800171c:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	2104      	movs	r1, #4
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff fe3d 	bl	80013a4 <configureComparePolarity>
		setCompare(timer, 4, attr.compare4.compareValue);
 800172a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800172c:	88fb      	ldrh	r3, [r7, #6]
 800172e:	2104      	movs	r1, #4
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff fe9c 	bl	800146e <setCompare>
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001740:	b004      	add	sp, #16
 8001742:	4770      	bx	lr

08001744 <enableClock>:

static void enableClock(general_timers_32bit_t timer)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	80fb      	strh	r3, [r7, #6]
	switch(timer)
 800174e:	88fb      	ldrh	r3, [r7, #6]
 8001750:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001754:	d01d      	beq.n	8001792 <enableClock+0x4e>
 8001756:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800175a:	dc1f      	bgt.n	800179c <enableClock+0x58>
 800175c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001760:	d012      	beq.n	8001788 <enableClock+0x44>
 8001762:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001766:	dc19      	bgt.n	800179c <enableClock+0x58>
 8001768:	2b00      	cmp	r3, #0
 800176a:	d003      	beq.n	8001774 <enableClock+0x30>
 800176c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001770:	d005      	beq.n	800177e <enableClock+0x3a>
 8001772:	e013      	b.n	800179c <enableClock+0x58>
	{
	case TIMER2: enable_peripheral_clock(TIM2_EN);
 8001774:	2101      	movs	r1, #1
 8001776:	2003      	movs	r0, #3
 8001778:	f000 fd9e 	bl	80022b8 <enable_peripheral_clock>
		break;
 800177c:	e015      	b.n	80017aa <enableClock+0x66>
	case TIMER3: enable_peripheral_clock(TIM3_EN);
 800177e:	2102      	movs	r1, #2
 8001780:	2003      	movs	r0, #3
 8001782:	f000 fd99 	bl	80022b8 <enable_peripheral_clock>
		break;
 8001786:	e010      	b.n	80017aa <enableClock+0x66>
	case TIMER4: enable_peripheral_clock(TIM4_EN);
 8001788:	2104      	movs	r1, #4
 800178a:	2003      	movs	r0, #3
 800178c:	f000 fd94 	bl	80022b8 <enable_peripheral_clock>
		break;
 8001790:	e00b      	b.n	80017aa <enableClock+0x66>
	case TIMER5: enable_peripheral_clock(TIM5_EN);
 8001792:	2108      	movs	r1, #8
 8001794:	2003      	movs	r0, #3
 8001796:	f000 fd8f 	bl	80022b8 <enable_peripheral_clock>
		break;
 800179a:	e006      	b.n	80017aa <enableClock+0x66>
	default:
		assert(0);
 800179c:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <enableClock+0x70>)
 800179e:	4a06      	ldr	r2, [pc, #24]	; (80017b8 <enableClock+0x74>)
 80017a0:	f240 1177 	movw	r1, #375	; 0x177
 80017a4:	4805      	ldr	r0, [pc, #20]	; (80017bc <enableClock+0x78>)
 80017a6:	f003 fc5b 	bl	8005060 <__assert_func>
	}
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	08006088 	.word	0x08006088
 80017b8:	080061e8 	.word	0x080061e8
 80017bc:	0800608c 	.word	0x0800608c

080017c0 <configureGeneralTimer>:

void configureGeneralTimer(general_timers_32bit_t timer, general_timer_attr_t attr)
{
 80017c0:	b084      	sub	sp, #16
 80017c2:	b590      	push	{r4, r7, lr}
 80017c4:	b097      	sub	sp, #92	; 0x5c
 80017c6:	af14      	add	r7, sp, #80	; 0x50
 80017c8:	4604      	mov	r4, r0
 80017ca:	f107 001c 	add.w	r0, r7, #28
 80017ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80017d2:	4623      	mov	r3, r4
 80017d4:	80fb      	strh	r3, [r7, #6]
	// Enable peripheral clock
	enableClock(timer);
 80017d6:	88fb      	ldrh	r3, [r7, #6]
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff ffb3 	bl	8001744 <enableClock>

	disableTimer(timer);
 80017de:	88fb      	ldrh	r3, [r7, #6]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fb01 	bl	8000de8 <disableTimer>

	// Clear the event flag
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SR) = 0;
 80017e6:	88fb      	ldrh	r3, [r7, #6]
 80017e8:	3304      	adds	r3, #4
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]

	// Control reg 1
	controlReg1_clkdiv(timer, attr.clkDiv);
 80017f4:	7f3a      	ldrb	r2, [r7, #28]
 80017f6:	88fb      	ldrh	r3, [r7, #6]
 80017f8:	4611      	mov	r1, r2
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff f9c8 	bl	8000b90 <controlReg1_clkdiv>
	controlReg1_autoreload(timer, attr.autoReload);
 8001800:	7f7a      	ldrb	r2, [r7, #29]
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	4611      	mov	r1, r2
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff f9e9 	bl	8000bde <controlReg1_autoreload>
	controlReg1_centerAligned(timer, attr.centerAligned);
 800180c:	7fba      	ldrb	r2, [r7, #30]
 800180e:	88fb      	ldrh	r3, [r7, #6]
 8001810:	4611      	mov	r1, r2
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fa0a 	bl	8000c2c <controlReg1_centerAligned>
	controlReg1_direction(timer, attr.direction);
 8001818:	7ffa      	ldrb	r2, [r7, #31]
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	4611      	mov	r1, r2
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff fa2f 	bl	8000c82 <controlReg1_direction>
	controlReg1_one_pulse(timer, attr.onePulse);
 8001824:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001828:	88fb      	ldrh	r3, [r7, #6]
 800182a:	4611      	mov	r1, r2
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff fa4f 	bl	8000cd0 <controlReg1_one_pulse>
	controlReg1_update_request_source(timer, attr.updateRequestSource);
 8001832:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	4611      	mov	r1, r2
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fa6f 	bl	8000d1e <controlReg1_update_request_source>
	controlReg1_update_disable(timer, attr.updateDisable);
 8001840:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fa8f 	bl	8000d6c <controlReg1_update_disable>

	// Control reg 2
	controlReg2_selection(timer, attr.timerInput1);
 800184e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	4611      	mov	r1, r2
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fadd 	bl	8000e16 <controlReg2_selection>
	controlReg2_master_mode_selection(timer, attr.masterMode);
 800185c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001860:	88fb      	ldrh	r3, [r7, #6]
 8001862:	4611      	mov	r1, r2
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff fb01 	bl	8000e6c <controlReg2_master_mode_selection>
	controlReg2_capture_compare_dma_select(timer, attr.captureDMA);
 800186a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800186e:	88fb      	ldrh	r3, [r7, #6]
 8001870:	4611      	mov	r1, r2
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff fb29 	bl	8000eca <controlReg2_capture_compare_dma_select>

	// Slave/Master Reg
	configureSlave(timer, attr.slaveAttr);
 8001878:	88f8      	ldrh	r0, [r7, #6]
 800187a:	f8d7 3026 	ldr.w	r3, [r7, #38]	; 0x26
 800187e:	4619      	mov	r1, r3
 8001880:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001882:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001886:	0412      	lsls	r2, r2, #16
 8001888:	431a      	orrs	r2, r3
 800188a:	2300      	movs	r3, #0
 800188c:	f362 0317 	bfi	r3, r2, #0, #24
 8001890:	461a      	mov	r2, r3
 8001892:	f7ff fb45 	bl	8000f20 <configureSlave>

	// IER
	enableTimerInterrupts(timer, attr.interruptEnableMask);
 8001896:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001898:	88fb      	ldrh	r3, [r7, #6]
 800189a:	4611      	mov	r1, r2
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff fbc4 	bl	800102a <enableTimerInterrupts>

	// Configure DMA
	configureDMAcontrol(timer, attr);
 80018a2:	88fc      	ldrh	r4, [r7, #6]
 80018a4:	4668      	mov	r0, sp
 80018a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018aa:	2250      	movs	r2, #80	; 0x50
 80018ac:	4619      	mov	r1, r3
 80018ae:	f003 fe78 	bl	80055a2 <memcpy>
 80018b2:	f107 031c 	add.w	r3, r7, #28
 80018b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018b8:	4620      	mov	r0, r4
 80018ba:	f7ff fdfb 	bl	80014b4 <configureDMAcontrol>
	configureDMAfullTransferAddress(timer, attr.dmaBurstAddr);
 80018be:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 80018c2:	88fb      	ldrh	r3, [r7, #6]
 80018c4:	4611      	mov	r1, r2
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fe52 	bl	8001570 <configureDMAfullTransferAddress>
	configureTimerOption(timer, attr.timerOption);
 80018cc:	f897 2070 	ldrb.w	r2, [r7, #112]	; 0x70
 80018d0:	88fb      	ldrh	r3, [r7, #6]
 80018d2:	4611      	mov	r1, r2
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff fe60 	bl	800159a <configureTimerOption>

	// Configure Prescalar
	setPrescalar(timer, attr.prescaler);
 80018da:	f8b7 2068 	ldrh.w	r2, [r7, #104]	; 0x68
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	4611      	mov	r1, r2
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff fd99 	bl	800141a <setPrescalar>

	// Configure autoreload
	setAutoReload(timer, attr.auto_reload_value);
 80018e8:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 80018ec:	88fb      	ldrh	r3, [r7, #6]
 80018ee:	4611      	mov	r1, r2
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff fda7 	bl	8001444 <setAutoReload>

	// Capture/compare
	configureCaptureCompare(timer, attr);
 80018f6:	88fc      	ldrh	r4, [r7, #6]
 80018f8:	4668      	mov	r0, sp
 80018fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018fe:	2250      	movs	r2, #80	; 0x50
 8001900:	4619      	mov	r1, r3
 8001902:	f003 fe4e 	bl	80055a2 <memcpy>
 8001906:	f107 031c 	add.w	r3, r7, #28
 800190a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800190c:	4620      	mov	r0, r4
 800190e:	f7ff fe6b 	bl	80015e8 <configureCaptureCompare>

	// Configure initial count
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_CNT) = (uint32_t)attr.initialCount;
 8001912:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	3309      	adds	r3, #9
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001920:	601a      	str	r2, [r3, #0]

	if (attr.enableAfterConfig)
 8001922:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8001926:	2b00      	cmp	r3, #0
 8001928:	d003      	beq.n	8001932 <configureGeneralTimer+0x172>
	{
		enableTimer(timer);
 800192a:	88fb      	ldrh	r3, [r7, #6]
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fa44 	bl	8000dba <enableTimer>
	}
}
 8001932:	bf00      	nop
 8001934:	370c      	adds	r7, #12
 8001936:	46bd      	mov	sp, r7
 8001938:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800193c:	b004      	add	sp, #16
 800193e:	4770      	bx	lr

08001940 <clearTimerStatusRegister>:

	return readCapture(timer, channel);
}

void clearTimerStatusRegister(general_timers_32bit_t timer)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	4603      	mov	r3, r0
 8001948:	80fb      	strh	r3, [r7, #6]
	TIMER_BASE_32BIT((uint32_t)timer, TIMER32BIT_SR) = 0;
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	3304      	adds	r3, #4
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <set_mode>:


/* function definitions */

static void set_mode(uint32_t bank, uint32_t pin, uint32_t mode)
{
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
	GPIO_BASE(bank, GPIO_MODER) &= ~(GPIO_MODE_MASK << (2 * pin));
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001978:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	2103      	movs	r1, #3
 8001984:	fa01 f303 	lsl.w	r3, r1, r3
 8001988:	43db      	mvns	r3, r3
 800198a:	4619      	mov	r1, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001994:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001998:	400a      	ands	r2, r1
 800199a:	601a      	str	r2, [r3, #0]
	GPIO_BASE(bank, GPIO_MODER) |= (mode & GPIO_MODE_MASK) << (2 * pin);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80019a4:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80019a8:	6819      	ldr	r1, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f003 0203 	and.w	r2, r3, #3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	409a      	lsls	r2, r3
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80019be:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80019c2:	430a      	orrs	r2, r1
 80019c4:	601a      	str	r2, [r3, #0]
}
 80019c6:	bf00      	nop
 80019c8:	3714      	adds	r7, #20
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <set_output_type>:

static void set_output_type(uint32_t bank, uint32_t pin, uint32_t type)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b085      	sub	sp, #20
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	60f8      	str	r0, [r7, #12]
 80019da:	60b9      	str	r1, [r7, #8]
 80019dc:	607a      	str	r2, [r7, #4]
	GPIO_BASE(bank, GPIO_OTYPER) &= ~(0x1 << pin);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	3301      	adds	r3, #1
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80019e8:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	2101      	movs	r1, #1
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	fa01 f303 	lsl.w	r3, r1, r3
 80019f6:	43db      	mvns	r3, r3
 80019f8:	4619      	mov	r1, r3
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	3301      	adds	r3, #1
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a04:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001a08:	400a      	ands	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]
	GPIO_BASE(bank, GPIO_OTYPER) |= type << pin;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a16:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001a1a:	6819      	ldr	r1, [r3, #0]
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	409a      	lsls	r2, r3
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	3301      	adds	r3, #1
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a2c:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001a30:	430a      	orrs	r2, r1
 8001a32:	601a      	str	r2, [r3, #0]
}
 8001a34:	bf00      	nop
 8001a36:	3714      	adds	r7, #20
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <set_speed>:

static void set_speed(uint32_t bank, uint32_t pin, uint32_t speed)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
	GPIO_BASE(bank, GPIO_OSPEEDR) &= ~(GPIO_SPEED_MASK << (2 * pin));
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	3302      	adds	r3, #2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a56:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	2103      	movs	r1, #3
 8001a62:	fa01 f303 	lsl.w	r3, r1, r3
 8001a66:	43db      	mvns	r3, r3
 8001a68:	4619      	mov	r1, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	3302      	adds	r3, #2
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a74:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001a78:	400a      	ands	r2, r1
 8001a7a:	601a      	str	r2, [r3, #0]
	GPIO_BASE(bank, GPIO_OSPEEDR) |= speed << (2 * pin);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	3302      	adds	r3, #2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a86:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001a8a:	6819      	ldr	r1, [r3, #0]
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	409a      	lsls	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3302      	adds	r3, #2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a9e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001aa2:	430a      	orrs	r2, r1
 8001aa4:	601a      	str	r2, [r3, #0]
}
 8001aa6:	bf00      	nop
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <set_resistor>:

static void set_resistor(uint32_t bank, uint32_t pin, uint32_t resistor)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b085      	sub	sp, #20
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	60f8      	str	r0, [r7, #12]
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
	GPIO_BASE(bank, GPIO_PUPDR) &= ~(GPIO_RESISTOR_MASK << (2 * pin));
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	3303      	adds	r3, #3
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ac8:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	2103      	movs	r1, #3
 8001ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	4619      	mov	r1, r3
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	3303      	adds	r3, #3
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ae6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001aea:	400a      	ands	r2, r1
 8001aec:	601a      	str	r2, [r3, #0]
	GPIO_BASE(bank, GPIO_PUPDR) |= resistor << (2 * pin);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	3303      	adds	r3, #3
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001af8:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001afc:	6819      	ldr	r1, [r3, #0]
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	409a      	lsls	r2, r3
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	3303      	adds	r3, #3
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b10:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001b14:	430a      	orrs	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]
}
 8001b18:	bf00      	nop
 8001b1a:	3714      	adds	r7, #20
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <set_alt_function>:

static void set_alt_function(uint32_t bank, uint32_t pin, uint32_t altFunc)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b087      	sub	sp, #28
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
	uint32_t Reg = (pin < 8) ? GPIO_AFRL : GPIO_AFRH;
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	2b07      	cmp	r3, #7
 8001b34:	d801      	bhi.n	8001b3a <set_alt_function+0x16>
 8001b36:	2308      	movs	r3, #8
 8001b38:	e000      	b.n	8001b3c <set_alt_function+0x18>
 8001b3a:	2309      	movs	r3, #9
 8001b3c:	617b      	str	r3, [r7, #20]
	GPIO_BASE(bank, Reg) &= ~(GPIO_ALT_FUNCTION_MASK << (pin << 2));
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	4413      	add	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b4a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	009b      	lsls	r3, r3, #2
 8001b54:	210f      	movs	r1, #15
 8001b56:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5a:	43db      	mvns	r3, r3
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	68f9      	ldr	r1, [r7, #12]
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	440b      	add	r3, r1
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b6a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001b6e:	4002      	ands	r2, r0
 8001b70:	601a      	str	r2, [r3, #0]
	GPIO_BASE(bank, Reg) |= (altFunc & GPIO_ALT_FUNCTION_MASK) << (pin << 2);
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	4413      	add	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b7e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001b82:	6819      	ldr	r1, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f003 020f 	and.w	r2, r3, #15
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	68f8      	ldr	r0, [r7, #12]
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	4403      	add	r3, r0
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001b9c:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	601a      	str	r2, [r3, #0]
}
 8001ba4:	bf00      	nop
 8001ba6:	371c      	adds	r7, #28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <init_gpio>:

void init_gpio(gpio_config_t config)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	enable_gpio_clock(config.gpio_bank);
 8001bbc:	893b      	ldrh	r3, [r7, #8]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f000 fb60 	bl	8002284 <enable_gpio_clock>
	set_mode((uint32_t)config.gpio_bank, (uint32_t)config.pin_number, (uint32_t)config.mode);
 8001bc4:	893b      	ldrh	r3, [r7, #8]
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	793b      	ldrb	r3, [r7, #4]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	7abb      	ldrb	r3, [r7, #10]
 8001bce:	461a      	mov	r2, r3
 8001bd0:	f7ff fec8 	bl	8001964 <set_mode>
	set_output_type((uint32_t)config.gpio_bank, (uint32_t)config.pin_number, (uint32_t)config.output_type);
 8001bd4:	893b      	ldrh	r3, [r7, #8]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	793b      	ldrb	r3, [r7, #4]
 8001bda:	4619      	mov	r1, r3
 8001bdc:	7afb      	ldrb	r3, [r7, #11]
 8001bde:	461a      	mov	r2, r3
 8001be0:	f7ff fef7 	bl	80019d2 <set_output_type>
	set_speed((uint32_t)config.gpio_bank, (uint32_t)config.pin_number, (uint32_t)config.speed);
 8001be4:	893b      	ldrh	r3, [r7, #8]
 8001be6:	4618      	mov	r0, r3
 8001be8:	793b      	ldrb	r3, [r7, #4]
 8001bea:	4619      	mov	r1, r3
 8001bec:	7b3b      	ldrb	r3, [r7, #12]
 8001bee:	461a      	mov	r2, r3
 8001bf0:	f7ff ff26 	bl	8001a40 <set_speed>
	set_resistor((uint32_t)config.gpio_bank, (uint32_t)config.pin_number, (uint32_t)config.resistor);
 8001bf4:	893b      	ldrh	r3, [r7, #8]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	793b      	ldrb	r3, [r7, #4]
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	7b7b      	ldrb	r3, [r7, #13]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	f7ff ff57 	bl	8001ab2 <set_resistor>
	set_alt_function((uint32_t)config.gpio_bank, (uint32_t)config.pin_number, (uint32_t)config.alternate_function);
 8001c04:	893b      	ldrh	r3, [r7, #8]
 8001c06:	4618      	mov	r0, r3
 8001c08:	793b      	ldrb	r3, [r7, #4]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	797b      	ldrb	r3, [r7, #5]
 8001c0e:	461a      	mov	r2, r3
 8001c10:	f7ff ff88 	bl	8001b24 <set_alt_function>

	if (config.mode == output)
 8001c14:	7abb      	ldrb	r3, [r7, #10]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d105      	bne.n	8001c26 <init_gpio+0x76>
	{
		clearPin(config.gpio_bank, config.pin_number);
 8001c1a:	893b      	ldrh	r3, [r7, #8]
 8001c1c:	793a      	ldrb	r2, [r7, #4]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f000 f833 	bl	8001c8c <clearPin>
	}

	if (config.intialOutValue)
 8001c26:	79bb      	ldrb	r3, [r7, #6]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <init_gpio+0x88>
	{
		setPin(config.gpio_bank, config.pin_number);
 8001c2c:	893b      	ldrh	r3, [r7, #8]
 8001c2e:	793a      	ldrb	r2, [r7, #4]
 8001c30:	4611      	mov	r1, r2
 8001c32:	4618      	mov	r0, r3
 8001c34:	f000 f804 	bl	8001c40 <setPin>
	}
}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <setPin>:
{
	return GPIO_BASE((uint32_t)bank, GPIO_IDR) & GPIO_BANK_MASK;
}

void setPin(gpio_bank_t bank, uint8_t pin)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	460a      	mov	r2, r1
 8001c4a:	80fb      	strh	r3, [r7, #6]
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	717b      	strb	r3, [r7, #5]
	GPIO_BASE((uint32_t)bank, GPIO_ODR) |= 1 << (pin & GPIO_PIN_MASK);
 8001c50:	88fb      	ldrh	r3, [r7, #6]
 8001c52:	3305      	adds	r3, #5
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001c5a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	797b      	ldrb	r3, [r7, #5]
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	2101      	movs	r1, #1
 8001c68:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	3305      	adds	r3, #5
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001c78:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	601a      	str	r2, [r3, #0]
}
 8001c80:	bf00      	nop
 8001c82:	370c      	adds	r7, #12
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <clearPin>:

void clearPin(gpio_bank_t bank, uint8_t pin)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	460a      	mov	r2, r1
 8001c96:	80fb      	strh	r3, [r7, #6]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	717b      	strb	r3, [r7, #5]
	GPIO_BASE((uint32_t)bank, GPIO_ODR) &= ~(1 << (pin & GPIO_PIN_MASK));
 8001c9c:	88fb      	ldrh	r3, [r7, #6]
 8001c9e:	3305      	adds	r3, #5
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ca6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	797b      	ldrb	r3, [r7, #5]
 8001cae:	f003 030f 	and.w	r3, r3, #15
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	4619      	mov	r1, r3
 8001cbc:	88fb      	ldrh	r3, [r7, #6]
 8001cbe:	3305      	adds	r3, #5
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001cc6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001cca:	400a      	ands	r2, r1
 8001ccc:	601a      	str	r2, [r3, #0]
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
	...

08001cdc <initialize_ir_sensors>:
};

static bool ir_readings[NUM_IR_SENSORS] = { 0 };

void initialize_ir_sensors(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
	init_gpio(ir0);
 8001ce0:	4b03      	ldr	r3, [pc, #12]	; (8001cf0 <initialize_ir_sensors+0x14>)
 8001ce2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ce6:	f7ff ff63 	bl	8001bb0 <init_gpio>
	/*init_gpio(ir1);
	init_gpio(ir2);
	init_gpio(ir3);
	init_gpio(ir4); */
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	080061f4 	.word	0x080061f4

08001cf4 <init>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);

void init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 8001cf8:	f000 fd70 	bl	80027dc <HAL_Init>

	  /* Configure the system clock */
	  SystemClock_Config();
 8001cfc:	f000 f830 	bl	8001d60 <SystemClock_Config>

	  /* Initialize all configured peripherals */
	  USB_GPIO_Init();
 8001d00:	f000 f93e 	bl	8001f80 <USB_GPIO_Init>
	  MX_USART3_UART_Init();
 8001d04:	f000 f8e4 	bl	8001ed0 <MX_USART3_UART_Init>
	  MX_USB_OTG_FS_PCD_Init();
 8001d08:	f000 f90c 	bl	8001f24 <MX_USB_OTG_FS_PCD_Init>

	  init_gpio(led0_configs);
 8001d0c:	4b0e      	ldr	r3, [pc, #56]	; (8001d48 <init+0x54>)
 8001d0e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001d12:	f7ff ff4d 	bl	8001bb0 <init_gpio>

	  if (check_clock_flag(SOFTWARE_RESET))
 8001d16:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001d1a:	f000 fb31 	bl	8002380 <check_clock_flag>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d006      	beq.n	8001d32 <init+0x3e>
	{
			clear_clock_flags();
 8001d24:	f000 fb42 	bl	80023ac <clear_clock_flags>
			setPin(bank_b, 14);
 8001d28:	210e      	movs	r1, #14
 8001d2a:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d2e:	f7ff ff87 	bl	8001c40 <setPin>
		}
		clear_clock_flags();
 8001d32:	f000 fb3b 	bl	80023ac <clear_clock_flags>

		initialize_ir_sensors();
 8001d36:	f7ff ffd1 	bl	8001cdc <initialize_ir_sensors>
		config_reaction();
 8001d3a:	f000 f883 	bl	8001e44 <config_reaction>

		init_heartbeat();
 8001d3e:	f000 fce7 	bl	8002710 <init_heartbeat>
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	08006200 	.word	0x08006200

08001d4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
	init();
 8001d50:	f7ff ffd0 	bl	8001cf4 <init>

	while (1)
	{
	  printf("Hello World!\r\n");
 8001d54:	4801      	ldr	r0, [pc, #4]	; (8001d5c <main+0x10>)
 8001d56:	f003 fac9 	bl	80052ec <puts>
 8001d5a:	e7fb      	b.n	8001d54 <main+0x8>
 8001d5c:	080060b8 	.word	0x080060b8

08001d60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b094      	sub	sp, #80	; 0x50
 8001d64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d66:	f107 031c 	add.w	r3, r7, #28
 8001d6a:	2234      	movs	r2, #52	; 0x34
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f003 fb9c 	bl	80054ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d74:	f107 0308 	add.w	r3, r7, #8
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d84:	2300      	movs	r3, #0
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	4b29      	ldr	r3, [pc, #164]	; (8001e30 <SystemClock_Config+0xd0>)
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8c:	4a28      	ldr	r2, [pc, #160]	; (8001e30 <SystemClock_Config+0xd0>)
 8001d8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d92:	6413      	str	r3, [r2, #64]	; 0x40
 8001d94:	4b26      	ldr	r3, [pc, #152]	; (8001e30 <SystemClock_Config+0xd0>)
 8001d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001da0:	2300      	movs	r3, #0
 8001da2:	603b      	str	r3, [r7, #0]
 8001da4:	4b23      	ldr	r3, [pc, #140]	; (8001e34 <SystemClock_Config+0xd4>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a22      	ldr	r2, [pc, #136]	; (8001e34 <SystemClock_Config+0xd4>)
 8001daa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	4b20      	ldr	r3, [pc, #128]	; (8001e34 <SystemClock_Config+0xd4>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001db8:	603b      	str	r3, [r7, #0]
 8001dba:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001dc0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001dc4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001dce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001dd0:	2304      	movs	r3, #4
 8001dd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001dd4:	23a8      	movs	r3, #168	; 0xa8
 8001dd6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dd8:	2302      	movs	r3, #2
 8001dda:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ddc:	2307      	movs	r3, #7
 8001dde:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001de0:	2302      	movs	r3, #2
 8001de2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001de4:	f107 031c 	add.w	r3, r7, #28
 8001de8:	4618      	mov	r0, r3
 8001dea:	f001 ffdd 	bl	8003da8 <HAL_RCC_OscConfig>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001df4:	f000 f820 	bl	8001e38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001df8:	230f      	movs	r3, #15
 8001dfa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e00:	2300      	movs	r3, #0
 8001e02:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e04:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e08:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e0e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e10:	f107 0308 	add.w	r3, r7, #8
 8001e14:	2105      	movs	r1, #5
 8001e16:	4618      	mov	r0, r3
 8001e18:	f001 f952 	bl	80030c0 <HAL_RCC_ClockConfig>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001e22:	f000 f809 	bl	8001e38 <Error_Handler>
  }
}
 8001e26:	bf00      	nop
 8001e28:	3750      	adds	r7, #80	; 0x50
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40023800 	.word	0x40023800
 8001e34:	40007000 	.word	0x40007000

08001e38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e3c:	b672      	cpsid	i
}
 8001e3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e40:	e7fe      	b.n	8001e40 <Error_Handler+0x8>
	...

08001e44 <config_reaction>:
		INT_NUM_EXTI9_5,
		9
};

void config_reaction(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
	disable_global_irq();
 8001e48:	f7fe fc70 	bl	800072c <disable_global_irq>
	configure_interrupt(exti5_9_irq);
 8001e4c:	4b08      	ldr	r3, [pc, #32]	; (8001e70 <config_reaction+0x2c>)
 8001e4e:	6818      	ldr	r0, [r3, #0]
 8001e50:	f7fe fc7e 	bl	8000750 <configure_interrupt>
	config_exti(ir_exti_5);
 8001e54:	4b07      	ldr	r3, [pc, #28]	; (8001e74 <config_reaction+0x30>)
 8001e56:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001e5a:	f7fe fe1f 	bl	8000a9c <config_exti>
	disable_irq(exti5_9_irq);
 8001e5e:	4b04      	ldr	r3, [pc, #16]	; (8001e70 <config_reaction+0x2c>)
 8001e60:	6818      	ldr	r0, [r3, #0]
 8001e62:	f7fe fc90 	bl	8000786 <disable_irq>
	enable_global_irq();
 8001e66:	f7fe fc6a 	bl	800073e <enable_global_irq>
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	08006214 	.word	0x08006214
 8001e74:	0800620c 	.word	0x0800620c

08001e78 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af02      	add	r7, sp, #8
	stop_measurement();
 8001e7e:	f000 fc6b 	bl	8002758 <stop_measurement>
	gEvents |= E_EXTI9_5;
 8001e82:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <EXTI9_5_IRQHandler+0x30>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f043 0302 	orr.w	r3, r3, #2
 8001e8a:	4a07      	ldr	r2, [pc, #28]	; (8001ea8 <EXTI9_5_IRQHandler+0x30>)
 8001e8c:	6013      	str	r3, [r2, #0]
	acknowledge_multiple_exti_events(5, 6, 7, 8, 9, UNUSED_CHANNEL);
 8001e8e:	2320      	movs	r3, #32
 8001e90:	9301      	str	r3, [sp, #4]
 8001e92:	2309      	movs	r3, #9
 8001e94:	9300      	str	r3, [sp, #0]
 8001e96:	2308      	movs	r3, #8
 8001e98:	2207      	movs	r2, #7
 8001e9a:	2106      	movs	r1, #6
 8001e9c:	2005      	movs	r0, #5
 8001e9e:	f7fe fe2d 	bl	8000afc <acknowledge_multiple_exti_events>
}
 8001ea2:	bf00      	nop
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	20000088 	.word	0x20000088

08001eac <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001eb4:	1d39      	adds	r1, r7, #4
 8001eb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eba:	2201      	movs	r2, #1
 8001ebc:	4803      	ldr	r0, [pc, #12]	; (8001ecc <__io_putchar+0x20>)
 8001ebe:	f002 fa5e 	bl	800437e <HAL_UART_Transmit>

  return ch;
 8001ec2:	687b      	ldr	r3, [r7, #4]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	2000008c 	.word	0x2000008c

08001ed0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001ed4:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <MX_USART3_UART_Init+0x4c>)
 8001ed6:	4a12      	ldr	r2, [pc, #72]	; (8001f20 <MX_USART3_UART_Init+0x50>)
 8001ed8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001eda:	4b10      	ldr	r3, [pc, #64]	; (8001f1c <MX_USART3_UART_Init+0x4c>)
 8001edc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ee0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <MX_USART3_UART_Init+0x4c>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <MX_USART3_UART_Init+0x4c>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001eee:	4b0b      	ldr	r3, [pc, #44]	; (8001f1c <MX_USART3_UART_Init+0x4c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ef4:	4b09      	ldr	r3, [pc, #36]	; (8001f1c <MX_USART3_UART_Init+0x4c>)
 8001ef6:	220c      	movs	r2, #12
 8001ef8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001efa:	4b08      	ldr	r3, [pc, #32]	; (8001f1c <MX_USART3_UART_Init+0x4c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <MX_USART3_UART_Init+0x4c>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f06:	4805      	ldr	r0, [pc, #20]	; (8001f1c <MX_USART3_UART_Init+0x4c>)
 8001f08:	f002 f9ec 	bl	80042e4 <HAL_UART_Init>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001f12:	f7ff ff91 	bl	8001e38 <Error_Handler>
  }
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	2000008c 	.word	0x2000008c
 8001f20:	40004800 	.word	0x40004800

08001f24 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
void MX_USB_OTG_FS_PCD_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001f28:	4b14      	ldr	r3, [pc, #80]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f2a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001f2e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001f30:	4b12      	ldr	r3, [pc, #72]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f32:	2206      	movs	r2, #6
 8001f34:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001f36:	4b11      	ldr	r3, [pc, #68]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f38:	2202      	movs	r2, #2
 8001f3a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001f3c:	4b0f      	ldr	r3, [pc, #60]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001f42:	4b0e      	ldr	r3, [pc, #56]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f44:	2202      	movs	r2, #2
 8001f46:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001f48:	4b0c      	ldr	r3, [pc, #48]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001f4e:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001f54:	4b09      	ldr	r3, [pc, #36]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001f5a:	4b08      	ldr	r3, [pc, #32]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001f60:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001f66:	4805      	ldr	r0, [pc, #20]	; (8001f7c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f68:	f000 ff61 	bl	8002e2e <HAL_PCD_Init>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001f72:	f7ff ff61 	bl	8001e38 <Error_Handler>
  }
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	200000d0 	.word	0x200000d0

08001f80 <USB_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void USB_GPIO_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08a      	sub	sp, #40	; 0x28
 8001f84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f86:	f107 0314 	add.w	r3, r7, #20
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	601a      	str	r2, [r3, #0]
 8001f8e:	605a      	str	r2, [r3, #4]
 8001f90:	609a      	str	r2, [r3, #8]
 8001f92:	60da      	str	r2, [r3, #12]
 8001f94:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	613b      	str	r3, [r7, #16]
 8001f9a:	4b33      	ldr	r3, [pc, #204]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	4a32      	ldr	r2, [pc, #200]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001fa0:	f043 0304 	orr.w	r3, r3, #4
 8001fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa6:	4b30      	ldr	r3, [pc, #192]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	f003 0304 	and.w	r3, r3, #4
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	4b2c      	ldr	r3, [pc, #176]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	4a2b      	ldr	r2, [pc, #172]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001fbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc2:	4b29      	ldr	r3, [pc, #164]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fca:	60fb      	str	r3, [r7, #12]
 8001fcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	4b25      	ldr	r3, [pc, #148]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	4a24      	ldr	r2, [pc, #144]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001fd8:	f043 0308 	orr.w	r3, r3, #8
 8001fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fde:	4b22      	ldr	r3, [pc, #136]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe2:	f003 0308 	and.w	r3, r3, #8
 8001fe6:	60bb      	str	r3, [r7, #8]
 8001fe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fea:	2300      	movs	r3, #0
 8001fec:	607b      	str	r3, [r7, #4]
 8001fee:	4b1e      	ldr	r3, [pc, #120]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	4a1d      	ldr	r2, [pc, #116]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001ff4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8001ffa:	4b1b      	ldr	r3, [pc, #108]	; (8002068 <USB_GPIO_Init+0xe8>)
 8001ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002002:	607b      	str	r3, [r7, #4]
 8002004:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	2300      	movs	r3, #0
 8002008:	603b      	str	r3, [r7, #0]
 800200a:	4b17      	ldr	r3, [pc, #92]	; (8002068 <USB_GPIO_Init+0xe8>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	4a16      	ldr	r2, [pc, #88]	; (8002068 <USB_GPIO_Init+0xe8>)
 8002010:	f043 0301 	orr.w	r3, r3, #1
 8002014:	6313      	str	r3, [r2, #48]	; 0x30
 8002016:	4b14      	ldr	r3, [pc, #80]	; (8002068 <USB_GPIO_Init+0xe8>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002022:	2200      	movs	r2, #0
 8002024:	2140      	movs	r1, #64	; 0x40
 8002026:	4811      	ldr	r0, [pc, #68]	; (800206c <USB_GPIO_Init+0xec>)
 8002028:	f000 fee8 	bl	8002dfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800202c:	2340      	movs	r3, #64	; 0x40
 800202e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002030:	2301      	movs	r3, #1
 8002032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002038:	2300      	movs	r3, #0
 800203a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	4619      	mov	r1, r3
 8002042:	480a      	ldr	r0, [pc, #40]	; (800206c <USB_GPIO_Init+0xec>)
 8002044:	f000 fd46 	bl	8002ad4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002048:	2380      	movs	r3, #128	; 0x80
 800204a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800204c:	2300      	movs	r3, #0
 800204e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002054:	f107 0314 	add.w	r3, r7, #20
 8002058:	4619      	mov	r1, r3
 800205a:	4804      	ldr	r0, [pc, #16]	; (800206c <USB_GPIO_Init+0xec>)
 800205c:	f000 fd3a 	bl	8002ad4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002060:	bf00      	nop
 8002062:	3728      	adds	r7, #40	; 0x28
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40023800 	.word	0x40023800
 800206c:	40021800 	.word	0x40021800

08002070 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	607b      	str	r3, [r7, #4]
 800207a:	4b10      	ldr	r3, [pc, #64]	; (80020bc <HAL_MspInit+0x4c>)
 800207c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207e:	4a0f      	ldr	r2, [pc, #60]	; (80020bc <HAL_MspInit+0x4c>)
 8002080:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002084:	6453      	str	r3, [r2, #68]	; 0x44
 8002086:	4b0d      	ldr	r3, [pc, #52]	; (80020bc <HAL_MspInit+0x4c>)
 8002088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800208e:	607b      	str	r3, [r7, #4]
 8002090:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	603b      	str	r3, [r7, #0]
 8002096:	4b09      	ldr	r3, [pc, #36]	; (80020bc <HAL_MspInit+0x4c>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800209a:	4a08      	ldr	r2, [pc, #32]	; (80020bc <HAL_MspInit+0x4c>)
 800209c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020a0:	6413      	str	r3, [r2, #64]	; 0x40
 80020a2:	4b06      	ldr	r3, [pc, #24]	; (80020bc <HAL_MspInit+0x4c>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020aa:	603b      	str	r3, [r7, #0]
 80020ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ae:	bf00      	nop
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40023800 	.word	0x40023800

080020c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	; 0x28
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c8:	f107 0314 	add.w	r3, r7, #20
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	609a      	str	r2, [r3, #8]
 80020d4:	60da      	str	r2, [r3, #12]
 80020d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a19      	ldr	r2, [pc, #100]	; (8002144 <HAL_UART_MspInit+0x84>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d12c      	bne.n	800213c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	613b      	str	r3, [r7, #16]
 80020e6:	4b18      	ldr	r3, [pc, #96]	; (8002148 <HAL_UART_MspInit+0x88>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	4a17      	ldr	r2, [pc, #92]	; (8002148 <HAL_UART_MspInit+0x88>)
 80020ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020f0:	6413      	str	r3, [r2, #64]	; 0x40
 80020f2:	4b15      	ldr	r3, [pc, #84]	; (8002148 <HAL_UART_MspInit+0x88>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80020fa:	613b      	str	r3, [r7, #16]
 80020fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	4b11      	ldr	r3, [pc, #68]	; (8002148 <HAL_UART_MspInit+0x88>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4a10      	ldr	r2, [pc, #64]	; (8002148 <HAL_UART_MspInit+0x88>)
 8002108:	f043 0308 	orr.w	r3, r3, #8
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4b0e      	ldr	r3, [pc, #56]	; (8002148 <HAL_UART_MspInit+0x88>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0308 	and.w	r3, r3, #8
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800211a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800211e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002128:	2303      	movs	r3, #3
 800212a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800212c:	2307      	movs	r3, #7
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	4619      	mov	r1, r3
 8002136:	4805      	ldr	r0, [pc, #20]	; (800214c <HAL_UART_MspInit+0x8c>)
 8002138:	f000 fccc 	bl	8002ad4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800213c:	bf00      	nop
 800213e:	3728      	adds	r7, #40	; 0x28
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40004800 	.word	0x40004800
 8002148:	40023800 	.word	0x40023800
 800214c:	40020c00 	.word	0x40020c00

08002150 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b0a0      	sub	sp, #128	; 0x80
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002168:	f107 0310 	add.w	r3, r7, #16
 800216c:	225c      	movs	r2, #92	; 0x5c
 800216e:	2100      	movs	r1, #0
 8002170:	4618      	mov	r0, r3
 8002172:	f003 f99b 	bl	80054ac <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800217e:	d14e      	bne.n	800221e <HAL_PCD_MspInit+0xce>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002180:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002184:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8002186:	2300      	movs	r3, #0
 8002188:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800218a:	f107 0310 	add.w	r3, r7, #16
 800218e:	4618      	mov	r0, r3
 8002190:	f001 f8b0 	bl	80032f4 <HAL_RCCEx_PeriphCLKConfig>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800219a:	f7ff fe4d 	bl	8001e38 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	4b21      	ldr	r3, [pc, #132]	; (8002228 <HAL_PCD_MspInit+0xd8>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a6:	4a20      	ldr	r2, [pc, #128]	; (8002228 <HAL_PCD_MspInit+0xd8>)
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	6313      	str	r3, [r2, #48]	; 0x30
 80021ae:	4b1e      	ldr	r3, [pc, #120]	; (8002228 <HAL_PCD_MspInit+0xd8>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80021ba:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80021be:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c0:	2302      	movs	r3, #2
 80021c2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c8:	2303      	movs	r3, #3
 80021ca:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021cc:	230a      	movs	r3, #10
 80021ce:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80021d4:	4619      	mov	r1, r3
 80021d6:	4815      	ldr	r0, [pc, #84]	; (800222c <HAL_PCD_MspInit+0xdc>)
 80021d8:	f000 fc7c 	bl	8002ad4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80021dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021e0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021e2:	2300      	movs	r3, #0
 80021e4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021ea:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80021ee:	4619      	mov	r1, r3
 80021f0:	480e      	ldr	r0, [pc, #56]	; (800222c <HAL_PCD_MspInit+0xdc>)
 80021f2:	f000 fc6f 	bl	8002ad4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80021f6:	4b0c      	ldr	r3, [pc, #48]	; (8002228 <HAL_PCD_MspInit+0xd8>)
 80021f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021fa:	4a0b      	ldr	r2, [pc, #44]	; (8002228 <HAL_PCD_MspInit+0xd8>)
 80021fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002200:	6353      	str	r3, [r2, #52]	; 0x34
 8002202:	2300      	movs	r3, #0
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	4b08      	ldr	r3, [pc, #32]	; (8002228 <HAL_PCD_MspInit+0xd8>)
 8002208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220a:	4a07      	ldr	r2, [pc, #28]	; (8002228 <HAL_PCD_MspInit+0xd8>)
 800220c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002210:	6453      	str	r3, [r2, #68]	; 0x44
 8002212:	4b05      	ldr	r3, [pc, #20]	; (8002228 <HAL_PCD_MspInit+0xd8>)
 8002214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002216:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800221a:	60bb      	str	r3, [r7, #8]
 800221c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800221e:	bf00      	nop
 8002220:	3780      	adds	r7, #128	; 0x80
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800
 800222c:	40020000 	.word	0x40020000

08002230 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002234:	e7fe      	b.n	8002234 <NMI_Handler+0x4>

08002236 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002236:	b480      	push	{r7}
 8002238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800223a:	e7fe      	b.n	800223a <HardFault_Handler+0x4>

0800223c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002240:	e7fe      	b.n	8002240 <MemManage_Handler+0x4>

08002242 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002242:	b480      	push	{r7}
 8002244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002246:	e7fe      	b.n	8002246 <BusFault_Handler+0x4>

08002248 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800224c:	e7fe      	b.n	800224c <UsageFault_Handler+0x4>

0800224e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800224e:	b480      	push	{r7}
 8002250:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr

0800226a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800226a:	b480      	push	{r7}
 800226c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800227c:	f000 fb00 	bl	8002880 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}

08002284 <enable_gpio_clock>:
	RCC_BASE(RCC_APB2RSTR) &= ~1;
}

/* Peripheral clock enable */
void enable_gpio_clock(gpio_bank_t bank)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	80fb      	strh	r3, [r7, #6]
	RCC_BASE(RCC_AHB1ENR) |= 1 << (((uint32_t)bank) >> 8);
 800228e:	4b09      	ldr	r3, [pc, #36]	; (80022b4 <enable_gpio_clock+0x30>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	88fa      	ldrh	r2, [r7, #6]
 8002294:	0a12      	lsrs	r2, r2, #8
 8002296:	b292      	uxth	r2, r2
 8002298:	4611      	mov	r1, r2
 800229a:	2201      	movs	r2, #1
 800229c:	408a      	lsls	r2, r1
 800229e:	4611      	mov	r1, r2
 80022a0:	4a04      	ldr	r2, [pc, #16]	; (80022b4 <enable_gpio_clock+0x30>)
 80022a2:	430b      	orrs	r3, r1
 80022a4:	6013      	str	r3, [r2, #0]
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	40023830 	.word	0x40023830

080022b8 <enable_peripheral_clock>:
{
	return (bool)(RCC_BASE(RCC_AHB1ENR) >> (((uint32_t)bank) >> 8) & 0x1);
}

void enable_peripheral_clock(uint32_t reg, uint32_t peripheral)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
	uint32_t valid_mask, offset;

	switch(reg)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b04      	cmp	r3, #4
 80022c6:	d826      	bhi.n	8002316 <enable_peripheral_clock+0x5e>
 80022c8:	a201      	add	r2, pc, #4	; (adr r2, 80022d0 <enable_peripheral_clock+0x18>)
 80022ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ce:	bf00      	nop
 80022d0:	080022e5 	.word	0x080022e5
 80022d4:	080022ef 	.word	0x080022ef
 80022d8:	080022f9 	.word	0x080022f9
 80022dc:	08002303 	.word	0x08002303
 80022e0:	0800230d 	.word	0x0800230d
	{
	case 0: offset = RCC_AHB1ENR;
 80022e4:	230c      	movs	r3, #12
 80022e6:	60bb      	str	r3, [r7, #8]
		valid_mask = VALID_RCC_AHB1ENR_MASK;
 80022e8:	4b1e      	ldr	r3, [pc, #120]	; (8002364 <enable_peripheral_clock+0xac>)
 80022ea:	60fb      	str	r3, [r7, #12]
		break;
 80022ec:	e01a      	b.n	8002324 <enable_peripheral_clock+0x6c>
	case 1: offset = RCC_AHB2ENR;
 80022ee:	230d      	movs	r3, #13
 80022f0:	60bb      	str	r3, [r7, #8]
		valid_mask = VALID_RCC_AHB2ENR_MASK;
 80022f2:	2381      	movs	r3, #129	; 0x81
 80022f4:	60fb      	str	r3, [r7, #12]
		break;
 80022f6:	e015      	b.n	8002324 <enable_peripheral_clock+0x6c>
	case 2: offset = RCC_AHB3ENR;
 80022f8:	230e      	movs	r3, #14
 80022fa:	60bb      	str	r3, [r7, #8]
		valid_mask = VALID_RCC_AHB3ENR_MASK;
 80022fc:	2303      	movs	r3, #3
 80022fe:	60fb      	str	r3, [r7, #12]
		break;
 8002300:	e010      	b.n	8002324 <enable_peripheral_clock+0x6c>
	case 3: offset = RCC_APB1ENR;
 8002302:	2310      	movs	r3, #16
 8002304:	60bb      	str	r3, [r7, #8]
		valid_mask = VALID_RCC_APB1ENR_MASK;
 8002306:	4b18      	ldr	r3, [pc, #96]	; (8002368 <enable_peripheral_clock+0xb0>)
 8002308:	60fb      	str	r3, [r7, #12]
		break;
 800230a:	e00b      	b.n	8002324 <enable_peripheral_clock+0x6c>
	case 4: offset = RCC_APB2ENR;
 800230c:	2311      	movs	r3, #17
 800230e:	60bb      	str	r3, [r7, #8]
		valid_mask = VALID_RCC_APB2ENR_MASK;
 8002310:	4b16      	ldr	r3, [pc, #88]	; (800236c <enable_peripheral_clock+0xb4>)
 8002312:	60fb      	str	r3, [r7, #12]
		break;
 8002314:	e006      	b.n	8002324 <enable_peripheral_clock+0x6c>
	default: assert(0);
 8002316:	4b16      	ldr	r3, [pc, #88]	; (8002370 <enable_peripheral_clock+0xb8>)
 8002318:	4a16      	ldr	r2, [pc, #88]	; (8002374 <enable_peripheral_clock+0xbc>)
 800231a:	f240 31bf 	movw	r1, #959	; 0x3bf
 800231e:	4816      	ldr	r0, [pc, #88]	; (8002378 <enable_peripheral_clock+0xc0>)
 8002320:	f002 fe9e 	bl	8005060 <__assert_func>
		break;
	}

	assert(peripheral & valid_mask);
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	4013      	ands	r3, r2
 800232a:	2b00      	cmp	r3, #0
 800232c:	d106      	bne.n	800233c <enable_peripheral_clock+0x84>
 800232e:	4b13      	ldr	r3, [pc, #76]	; (800237c <enable_peripheral_clock+0xc4>)
 8002330:	4a10      	ldr	r2, [pc, #64]	; (8002374 <enable_peripheral_clock+0xbc>)
 8002332:	f240 31c3 	movw	r1, #963	; 0x3c3
 8002336:	4810      	ldr	r0, [pc, #64]	; (8002378 <enable_peripheral_clock+0xc0>)
 8002338:	f002 fe92 	bl	8005060 <__assert_func>

	RCC_BASE(offset) |= peripheral;
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002344:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002348:	6819      	ldr	r1, [r3, #0]
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002352:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	601a      	str	r2, [r3, #0]
}
 800235c:	bf00      	nop
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	00047060 	.word	0x00047060
 8002368:	3fffc9ff 	.word	0x3fffc9ff
 800236c:	00017ff7 	.word	0x00017ff7
 8002370:	08006178 	.word	0x08006178
 8002374:	08006218 	.word	0x08006218
 8002378:	08006110 	.word	0x08006110
 800237c:	0800617c 	.word	0x0800617c

08002380 <check_clock_flag>:
	return RCC_BASE(RCC_BDCR) & mask;
}

/* Clock control and status */
bool check_clock_flag(uint32_t clk_flag)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
	return (RCC_BASE(RCC_CSR) & clk_flag) != 0;
 8002388:	4b07      	ldr	r3, [pc, #28]	; (80023a8 <check_clock_flag+0x28>)
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4013      	ands	r3, r2
 8002390:	2b00      	cmp	r3, #0
 8002392:	bf14      	ite	ne
 8002394:	2301      	movne	r3, #1
 8002396:	2300      	moveq	r3, #0
 8002398:	b2db      	uxtb	r3, r3
}
 800239a:	4618      	mov	r0, r3
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	40023874 	.word	0x40023874

080023ac <clear_clock_flags>:

void clear_clock_flags(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
	RCC_BASE(RCC_CSR) |= UPPER16BITS(BIT8);
 80023b2:	4b0e      	ldr	r3, [pc, #56]	; (80023ec <clear_clock_flags+0x40>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a0d      	ldr	r2, [pc, #52]	; (80023ec <clear_clock_flags+0x40>)
 80023b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023bc:	6013      	str	r3, [r2, #0]

	for(uint32_t i = 0; i < MAX_RESET_ITERATIONS; i++);
 80023be:	2300      	movs	r3, #0
 80023c0:	607b      	str	r3, [r7, #4]
 80023c2:	e002      	b.n	80023ca <clear_clock_flags+0x1e>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3301      	adds	r3, #1
 80023c8:	607b      	str	r3, [r7, #4]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f242 720f 	movw	r2, #9999	; 0x270f
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d9f7      	bls.n	80023c4 <clear_clock_flags+0x18>

	RCC_BASE(RCC_CSR) &= ~UPPER16BITS(BIT8);
 80023d4:	4b05      	ldr	r3, [pc, #20]	; (80023ec <clear_clock_flags+0x40>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a04      	ldr	r2, [pc, #16]	; (80023ec <clear_clock_flags+0x40>)
 80023da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023de:	6013      	str	r3, [r2, #0]
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	40023874 	.word	0x40023874

080023f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  return 1;
 80023f4:	2301      	movs	r3, #1
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <_kill>:

int _kill(int pid, int sig)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800240a:	f003 f89d 	bl	8005548 <__errno>
 800240e:	4603      	mov	r3, r0
 8002410:	2216      	movs	r2, #22
 8002412:	601a      	str	r2, [r3, #0]
  return -1;
 8002414:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <_exit>:

void _exit (int status)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002428:	f04f 31ff 	mov.w	r1, #4294967295
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f7ff ffe7 	bl	8002400 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002432:	e7fe      	b.n	8002432 <_exit+0x12>

08002434 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002440:	2300      	movs	r3, #0
 8002442:	617b      	str	r3, [r7, #20]
 8002444:	e00a      	b.n	800245c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002446:	f3af 8000 	nop.w
 800244a:	4601      	mov	r1, r0
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	1c5a      	adds	r2, r3, #1
 8002450:	60ba      	str	r2, [r7, #8]
 8002452:	b2ca      	uxtb	r2, r1
 8002454:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	3301      	adds	r3, #1
 800245a:	617b      	str	r3, [r7, #20]
 800245c:	697a      	ldr	r2, [r7, #20]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	429a      	cmp	r2, r3
 8002462:	dbf0      	blt.n	8002446 <_read+0x12>
  }

  return len;
 8002464:	687b      	ldr	r3, [r7, #4]
}
 8002466:	4618      	mov	r0, r3
 8002468:	3718      	adds	r7, #24
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b086      	sub	sp, #24
 8002472:	af00      	add	r7, sp, #0
 8002474:	60f8      	str	r0, [r7, #12]
 8002476:	60b9      	str	r1, [r7, #8]
 8002478:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800247a:	2300      	movs	r3, #0
 800247c:	617b      	str	r3, [r7, #20]
 800247e:	e009      	b.n	8002494 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	1c5a      	adds	r2, r3, #1
 8002484:	60ba      	str	r2, [r7, #8]
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff fd0f 	bl	8001eac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	3301      	adds	r3, #1
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	697a      	ldr	r2, [r7, #20]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	429a      	cmp	r2, r3
 800249a:	dbf1      	blt.n	8002480 <_write+0x12>
  }
  return len;
 800249c:	687b      	ldr	r3, [r7, #4]
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3718      	adds	r7, #24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <_close>:

int _close(int file)
{
 80024a6:	b480      	push	{r7}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024ce:	605a      	str	r2, [r3, #4]
  return 0;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <_isatty>:

int _isatty(int file)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024e6:	2301      	movs	r3, #1
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <select_exti_value>:
#define SYSCFG_CFGR 7  // TODO: Write stuff

#define EXTI_MASK 0xF

static uint32_t select_exti_value(gpio_bank_t bank)
{
 800250e:	b480      	push	{r7}
 8002510:	b083      	sub	sp, #12
 8002512:	af00      	add	r7, sp, #0
 8002514:	4603      	mov	r3, r0
 8002516:	80fb      	strh	r3, [r7, #6]
	return (uint32_t)bank >> 8;
 8002518:	88fb      	ldrh	r3, [r7, #6]
 800251a:	0a1b      	lsrs	r3, r3, #8
 800251c:	b29b      	uxth	r3, r3
}
 800251e:	4618      	mov	r0, r3
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr
	...

0800252c <select_exti_reg>:

static uint32_t select_exti_reg(uint8_t pin, uint32_t *shift)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	6039      	str	r1, [r7, #0]
 8002536:	71fb      	strb	r3, [r7, #7]
	assert(pin < 16);
 8002538:	79fb      	ldrb	r3, [r7, #7]
 800253a:	2b0f      	cmp	r3, #15
 800253c:	d905      	bls.n	800254a <select_exti_reg+0x1e>
 800253e:	4b0a      	ldr	r3, [pc, #40]	; (8002568 <select_exti_reg+0x3c>)
 8002540:	4a0a      	ldr	r2, [pc, #40]	; (800256c <select_exti_reg+0x40>)
 8002542:	2121      	movs	r1, #33	; 0x21
 8002544:	480a      	ldr	r0, [pc, #40]	; (8002570 <select_exti_reg+0x44>)
 8002546:	f002 fd8b 	bl	8005060 <__assert_func>
	*shift = ((uint32_t)pin & 0x3) << 2;
 800254a:	79fb      	ldrb	r3, [r7, #7]
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	f003 020c 	and.w	r2, r3, #12
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	601a      	str	r2, [r3, #0]
	return (uint32_t)(pin >> 2) + SYSCFG_EXTICR1;
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	089b      	lsrs	r3, r3, #2
 800255a:	b2db      	uxtb	r3, r3
 800255c:	3302      	adds	r3, #2
}
 800255e:	4618      	mov	r0, r3
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	08006194 	.word	0x08006194
 800256c:	08006230 	.word	0x08006230
 8002570:	080061a0 	.word	0x080061a0

08002574 <configure_exti_source>:

static void configure_exti_source(gpio_bank_t bank, uint8_t pin)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	460a      	mov	r2, r1
 800257e:	80fb      	strh	r3, [r7, #6]
 8002580:	4613      	mov	r3, r2
 8002582:	717b      	strb	r3, [r7, #5]
	uint32_t value, reg, shift;
	reg = select_exti_reg(pin, &shift);
 8002584:	f107 020c 	add.w	r2, r7, #12
 8002588:	797b      	ldrb	r3, [r7, #5]
 800258a:	4611      	mov	r1, r2
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff ffcd 	bl	800252c <select_exti_reg>
 8002592:	6178      	str	r0, [r7, #20]
	value = select_exti_value(bank);
 8002594:	88fb      	ldrh	r3, [r7, #6]
 8002596:	4618      	mov	r0, r3
 8002598:	f7ff ffb9 	bl	800250e <select_exti_value>
 800259c:	6138      	str	r0, [r7, #16]
	SYSCONFIG_BASE(reg) &= ~(EXTI_MASK << shift);
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80025a6:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	210f      	movs	r1, #15
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	43db      	mvns	r3, r3
 80025b6:	4619      	mov	r1, r3
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80025c0:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80025c4:	400a      	ands	r2, r1
 80025c6:	601a      	str	r2, [r3, #0]
	SYSCONFIG_BASE(reg) |= (value << shift);
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80025d0:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80025d4:	6819      	ldr	r1, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	409a      	lsls	r2, r3
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80025e4:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80025e8:	430a      	orrs	r2, r1
 80025ea:	601a      	str	r2, [r3, #0]
}
 80025ec:	bf00      	nop
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <start_sysconfig>:

void start_sysconfig(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
	enable_peripheral_clock(SYSCONFIG_EN);
 80025f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80025fc:	2004      	movs	r0, #4
 80025fe:	f7ff fe5b 	bl	80022b8 <enable_peripheral_clock>
}
 8002602:	bf00      	nop
 8002604:	bd80      	pop	{r7, pc}

08002606 <configure_exti_line>:

void configure_exti_line(exti_select_t config)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
	configure_exti_source(config.bank, config.pin);
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	793a      	ldrb	r2, [r7, #4]
 8002612:	4611      	mov	r1, r2
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ffad 	bl	8002574 <configure_exti_source>
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
	...

08002624 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800262c:	4a14      	ldr	r2, [pc, #80]	; (8002680 <_sbrk+0x5c>)
 800262e:	4b15      	ldr	r3, [pc, #84]	; (8002684 <_sbrk+0x60>)
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002638:	4b13      	ldr	r3, [pc, #76]	; (8002688 <_sbrk+0x64>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d102      	bne.n	8002646 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002640:	4b11      	ldr	r3, [pc, #68]	; (8002688 <_sbrk+0x64>)
 8002642:	4a12      	ldr	r2, [pc, #72]	; (800268c <_sbrk+0x68>)
 8002644:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002646:	4b10      	ldr	r3, [pc, #64]	; (8002688 <_sbrk+0x64>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	429a      	cmp	r2, r3
 8002652:	d207      	bcs.n	8002664 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002654:	f002 ff78 	bl	8005548 <__errno>
 8002658:	4603      	mov	r3, r0
 800265a:	220c      	movs	r2, #12
 800265c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800265e:	f04f 33ff 	mov.w	r3, #4294967295
 8002662:	e009      	b.n	8002678 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002664:	4b08      	ldr	r3, [pc, #32]	; (8002688 <_sbrk+0x64>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800266a:	4b07      	ldr	r3, [pc, #28]	; (8002688 <_sbrk+0x64>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4413      	add	r3, r2
 8002672:	4a05      	ldr	r2, [pc, #20]	; (8002688 <_sbrk+0x64>)
 8002674:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002676:	68fb      	ldr	r3, [r7, #12]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	20020000 	.word	0x20020000
 8002684:	00000400 	.word	0x00000400
 8002688:	200005dc 	.word	0x200005dc
 800268c:	20000740 	.word	0x20000740

08002690 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002694:	4b06      	ldr	r3, [pc, #24]	; (80026b0 <SystemInit+0x20>)
 8002696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800269a:	4a05      	ldr	r2, [pc, #20]	; (80026b0 <SystemInit+0x20>)
 800269c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <TIM2_IRQHandler>:
static bool measure = false;
static volatile uint32_t measurement = 0;
static volatile uint32_t timems = 0;

void TIM2_IRQHandler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
	if (checkTimerStatus(TIMER2, UIF))
 80026b8:	2101      	movs	r1, #1
 80026ba:	2000      	movs	r0, #0
 80026bc:	f7fe fce4 	bl	8001088 <checkTimerStatus>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d011      	beq.n	80026ea <TIM2_IRQHandler+0x36>
	{
		gEvents |= E_HEARTBEAT;
 80026c6:	4b0f      	ldr	r3, [pc, #60]	; (8002704 <TIM2_IRQHandler+0x50>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f043 0301 	orr.w	r3, r3, #1
 80026ce:	4a0d      	ldr	r2, [pc, #52]	; (8002704 <TIM2_IRQHandler+0x50>)
 80026d0:	6013      	str	r3, [r2, #0]
		watchdog_count--;
 80026d2:	4b0d      	ldr	r3, [pc, #52]	; (8002708 <TIM2_IRQHandler+0x54>)
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	3b01      	subs	r3, #1
 80026da:	b29a      	uxth	r2, r3
 80026dc:	4b0a      	ldr	r3, [pc, #40]	; (8002708 <TIM2_IRQHandler+0x54>)
 80026de:	801a      	strh	r2, [r3, #0]
		timems++;
 80026e0:	4b0a      	ldr	r3, [pc, #40]	; (800270c <TIM2_IRQHandler+0x58>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	3301      	adds	r3, #1
 80026e6:	4a09      	ldr	r2, [pc, #36]	; (800270c <TIM2_IRQHandler+0x58>)
 80026e8:	6013      	str	r3, [r2, #0]
	}
	if (!watchdog_count)
 80026ea:	4b07      	ldr	r3, [pc, #28]	; (8002708 <TIM2_IRQHandler+0x54>)
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <TIM2_IRQHandler+0x44>
	{
		reset_system();
 80026f4:	f7fe f854 	bl	80007a0 <reset_system>
	}

	// Clear erroneous status
	clearTimerStatusRegister(TIMER2);
 80026f8:	2000      	movs	r0, #0
 80026fa:	f7ff f921 	bl	8001940 <clearTimerStatusRegister>
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000088 	.word	0x20000088
 8002708:	20000004 	.word	0x20000004
 800270c:	200005e8 	.word	0x200005e8

08002710 <init_heartbeat>:

void init_heartbeat(void)
{
 8002710:	b590      	push	{r4, r7, lr}
 8002712:	b095      	sub	sp, #84	; 0x54
 8002714:	af14      	add	r7, sp, #80	; 0x50
	// Configure Heart beat
	timems = 0;
 8002716:	4b0d      	ldr	r3, [pc, #52]	; (800274c <init_heartbeat+0x3c>)
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
	configure_interrupt(tim2_irq);
 800271c:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <init_heartbeat+0x40>)
 800271e:	6818      	ldr	r0, [r3, #0]
 8002720:	f7fe f816 	bl	8000750 <configure_interrupt>
	configureGeneralTimer(TIMER2, tim2);
 8002724:	4c0b      	ldr	r4, [pc, #44]	; (8002754 <init_heartbeat+0x44>)
 8002726:	4668      	mov	r0, sp
 8002728:	f104 030c 	add.w	r3, r4, #12
 800272c:	2250      	movs	r2, #80	; 0x50
 800272e:	4619      	mov	r1, r3
 8002730:	f002 ff37 	bl	80055a2 <memcpy>
 8002734:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8002738:	2000      	movs	r0, #0
 800273a:	f7ff f841 	bl	80017c0 <configureGeneralTimer>
	enableTimer(TIMER2);
 800273e:	2000      	movs	r0, #0
 8002740:	f7fe fb3b 	bl	8000dba <enableTimer>
}
 8002744:	bf00      	nop
 8002746:	3704      	adds	r7, #4
 8002748:	46bd      	mov	sp, r7
 800274a:	bd90      	pop	{r4, r7, pc}
 800274c:	200005e8 	.word	0x200005e8
 8002750:	080062b4 	.word	0x080062b4
 8002754:	08006258 	.word	0x08006258

08002758 <stop_measurement>:
	measure = true;
	enable_global_irq();
}

void stop_measurement(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
	disable_global_irq();
 800275c:	f7fd ffe6 	bl	800072c <disable_global_irq>
	measurement = timems - measurement;
 8002760:	4b06      	ldr	r3, [pc, #24]	; (800277c <stop_measurement+0x24>)
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	4b06      	ldr	r3, [pc, #24]	; (8002780 <stop_measurement+0x28>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	4a05      	ldr	r2, [pc, #20]	; (8002780 <stop_measurement+0x28>)
 800276c:	6013      	str	r3, [r2, #0]
	measure = false;
 800276e:	4b05      	ldr	r3, [pc, #20]	; (8002784 <stop_measurement+0x2c>)
 8002770:	2200      	movs	r2, #0
 8002772:	701a      	strb	r2, [r3, #0]
	enable_global_irq();
 8002774:	f7fd ffe3 	bl	800073e <enable_global_irq>
}
 8002778:	bf00      	nop
 800277a:	bd80      	pop	{r7, pc}
 800277c:	200005e8 	.word	0x200005e8
 8002780:	200005e4 	.word	0x200005e4
 8002784:	200005e0 	.word	0x200005e0

08002788 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002788:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800278c:	480d      	ldr	r0, [pc, #52]	; (80027c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800278e:	490e      	ldr	r1, [pc, #56]	; (80027c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002790:	4a0e      	ldr	r2, [pc, #56]	; (80027cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002792:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002794:	e002      	b.n	800279c <LoopCopyDataInit>

08002796 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002796:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002798:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800279a:	3304      	adds	r3, #4

0800279c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800279c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800279e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027a0:	d3f9      	bcc.n	8002796 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027a2:	4a0b      	ldr	r2, [pc, #44]	; (80027d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80027a4:	4c0b      	ldr	r4, [pc, #44]	; (80027d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80027a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027a8:	e001      	b.n	80027ae <LoopFillZerobss>

080027aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027ac:	3204      	adds	r2, #4

080027ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027b0:	d3fb      	bcc.n	80027aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027b2:	f7ff ff6d 	bl	8002690 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027b6:	f002 fecd 	bl	8005554 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027ba:	f7ff fac7 	bl	8001d4c <main>
  bx  lr    
 80027be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027c8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80027cc:	08006338 	.word	0x08006338
  ldr r2, =_sbss
 80027d0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80027d4:	2000073c 	.word	0x2000073c

080027d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027d8:	e7fe      	b.n	80027d8 <ADC_IRQHandler>
	...

080027dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027e0:	4b0e      	ldr	r3, [pc, #56]	; (800281c <HAL_Init+0x40>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a0d      	ldr	r2, [pc, #52]	; (800281c <HAL_Init+0x40>)
 80027e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027ec:	4b0b      	ldr	r3, [pc, #44]	; (800281c <HAL_Init+0x40>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a0a      	ldr	r2, [pc, #40]	; (800281c <HAL_Init+0x40>)
 80027f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027f8:	4b08      	ldr	r3, [pc, #32]	; (800281c <HAL_Init+0x40>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a07      	ldr	r2, [pc, #28]	; (800281c <HAL_Init+0x40>)
 80027fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002802:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002804:	2003      	movs	r0, #3
 8002806:	f000 f931 	bl	8002a6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800280a:	2000      	movs	r0, #0
 800280c:	f000 f808 	bl	8002820 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002810:	f7ff fc2e 	bl	8002070 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40023c00 	.word	0x40023c00

08002820 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002828:	4b12      	ldr	r3, [pc, #72]	; (8002874 <HAL_InitTick+0x54>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	4b12      	ldr	r3, [pc, #72]	; (8002878 <HAL_InitTick+0x58>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	4619      	mov	r1, r3
 8002832:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002836:	fbb3 f3f1 	udiv	r3, r3, r1
 800283a:	fbb2 f3f3 	udiv	r3, r2, r3
 800283e:	4618      	mov	r0, r3
 8002840:	f000 f93b 	bl	8002aba <HAL_SYSTICK_Config>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d001      	beq.n	800284e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e00e      	b.n	800286c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2b0f      	cmp	r3, #15
 8002852:	d80a      	bhi.n	800286a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002854:	2200      	movs	r2, #0
 8002856:	6879      	ldr	r1, [r7, #4]
 8002858:	f04f 30ff 	mov.w	r0, #4294967295
 800285c:	f000 f911 	bl	8002a82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002860:	4a06      	ldr	r2, [pc, #24]	; (800287c <HAL_InitTick+0x5c>)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002866:	2300      	movs	r3, #0
 8002868:	e000      	b.n	800286c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
}
 800286c:	4618      	mov	r0, r3
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	20000000 	.word	0x20000000
 8002878:	2000000c 	.word	0x2000000c
 800287c:	20000008 	.word	0x20000008

08002880 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002884:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <HAL_IncTick+0x20>)
 8002886:	781b      	ldrb	r3, [r3, #0]
 8002888:	461a      	mov	r2, r3
 800288a:	4b06      	ldr	r3, [pc, #24]	; (80028a4 <HAL_IncTick+0x24>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4413      	add	r3, r2
 8002890:	4a04      	ldr	r2, [pc, #16]	; (80028a4 <HAL_IncTick+0x24>)
 8002892:	6013      	str	r3, [r2, #0]
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	2000000c 	.word	0x2000000c
 80028a4:	200005ec 	.word	0x200005ec

080028a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028a8:	b480      	push	{r7}
 80028aa:	af00      	add	r7, sp, #0
  return uwTick;
 80028ac:	4b03      	ldr	r3, [pc, #12]	; (80028bc <HAL_GetTick+0x14>)
 80028ae:	681b      	ldr	r3, [r3, #0]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	200005ec 	.word	0x200005ec

080028c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028c8:	f7ff ffee 	bl	80028a8 <HAL_GetTick>
 80028cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028d8:	d005      	beq.n	80028e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028da:	4b0a      	ldr	r3, [pc, #40]	; (8002904 <HAL_Delay+0x44>)
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	461a      	mov	r2, r3
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	4413      	add	r3, r2
 80028e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028e6:	bf00      	nop
 80028e8:	f7ff ffde 	bl	80028a8 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d8f7      	bhi.n	80028e8 <HAL_Delay+0x28>
  {
  }
}
 80028f8:	bf00      	nop
 80028fa:	bf00      	nop
 80028fc:	3710      	adds	r7, #16
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	2000000c 	.word	0x2000000c

08002908 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f003 0307 	and.w	r3, r3, #7
 8002916:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002918:	4b0c      	ldr	r3, [pc, #48]	; (800294c <__NVIC_SetPriorityGrouping+0x44>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800291e:	68ba      	ldr	r2, [r7, #8]
 8002920:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002924:	4013      	ands	r3, r2
 8002926:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002930:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002934:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002938:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800293a:	4a04      	ldr	r2, [pc, #16]	; (800294c <__NVIC_SetPriorityGrouping+0x44>)
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	60d3      	str	r3, [r2, #12]
}
 8002940:	bf00      	nop
 8002942:	3714      	adds	r7, #20
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002954:	4b04      	ldr	r3, [pc, #16]	; (8002968 <__NVIC_GetPriorityGrouping+0x18>)
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	0a1b      	lsrs	r3, r3, #8
 800295a:	f003 0307 	and.w	r3, r3, #7
}
 800295e:	4618      	mov	r0, r3
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	e000ed00 	.word	0xe000ed00

0800296c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	4603      	mov	r3, r0
 8002974:	6039      	str	r1, [r7, #0]
 8002976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297c:	2b00      	cmp	r3, #0
 800297e:	db0a      	blt.n	8002996 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	b2da      	uxtb	r2, r3
 8002984:	490c      	ldr	r1, [pc, #48]	; (80029b8 <__NVIC_SetPriority+0x4c>)
 8002986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298a:	0112      	lsls	r2, r2, #4
 800298c:	b2d2      	uxtb	r2, r2
 800298e:	440b      	add	r3, r1
 8002990:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002994:	e00a      	b.n	80029ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	b2da      	uxtb	r2, r3
 800299a:	4908      	ldr	r1, [pc, #32]	; (80029bc <__NVIC_SetPriority+0x50>)
 800299c:	79fb      	ldrb	r3, [r7, #7]
 800299e:	f003 030f 	and.w	r3, r3, #15
 80029a2:	3b04      	subs	r3, #4
 80029a4:	0112      	lsls	r2, r2, #4
 80029a6:	b2d2      	uxtb	r2, r2
 80029a8:	440b      	add	r3, r1
 80029aa:	761a      	strb	r2, [r3, #24]
}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr
 80029b8:	e000e100 	.word	0xe000e100
 80029bc:	e000ed00 	.word	0xe000ed00

080029c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b089      	sub	sp, #36	; 0x24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f003 0307 	and.w	r3, r3, #7
 80029d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	f1c3 0307 	rsb	r3, r3, #7
 80029da:	2b04      	cmp	r3, #4
 80029dc:	bf28      	it	cs
 80029de:	2304      	movcs	r3, #4
 80029e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	3304      	adds	r3, #4
 80029e6:	2b06      	cmp	r3, #6
 80029e8:	d902      	bls.n	80029f0 <NVIC_EncodePriority+0x30>
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	3b03      	subs	r3, #3
 80029ee:	e000      	b.n	80029f2 <NVIC_EncodePriority+0x32>
 80029f0:	2300      	movs	r3, #0
 80029f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f4:	f04f 32ff 	mov.w	r2, #4294967295
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43da      	mvns	r2, r3
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	401a      	ands	r2, r3
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a08:	f04f 31ff 	mov.w	r1, #4294967295
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a12:	43d9      	mvns	r1, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a18:	4313      	orrs	r3, r2
         );
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3724      	adds	r7, #36	; 0x24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
	...

08002a28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	3b01      	subs	r3, #1
 8002a34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a38:	d301      	bcc.n	8002a3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e00f      	b.n	8002a5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a3e:	4a0a      	ldr	r2, [pc, #40]	; (8002a68 <SysTick_Config+0x40>)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	3b01      	subs	r3, #1
 8002a44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a46:	210f      	movs	r1, #15
 8002a48:	f04f 30ff 	mov.w	r0, #4294967295
 8002a4c:	f7ff ff8e 	bl	800296c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a50:	4b05      	ldr	r3, [pc, #20]	; (8002a68 <SysTick_Config+0x40>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a56:	4b04      	ldr	r3, [pc, #16]	; (8002a68 <SysTick_Config+0x40>)
 8002a58:	2207      	movs	r2, #7
 8002a5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	e000e010 	.word	0xe000e010

08002a6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b082      	sub	sp, #8
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	f7ff ff47 	bl	8002908 <__NVIC_SetPriorityGrouping>
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b086      	sub	sp, #24
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	4603      	mov	r3, r0
 8002a8a:	60b9      	str	r1, [r7, #8]
 8002a8c:	607a      	str	r2, [r7, #4]
 8002a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a94:	f7ff ff5c 	bl	8002950 <__NVIC_GetPriorityGrouping>
 8002a98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	68b9      	ldr	r1, [r7, #8]
 8002a9e:	6978      	ldr	r0, [r7, #20]
 8002aa0:	f7ff ff8e 	bl	80029c0 <NVIC_EncodePriority>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aaa:	4611      	mov	r1, r2
 8002aac:	4618      	mov	r0, r3
 8002aae:	f7ff ff5d 	bl	800296c <__NVIC_SetPriority>
}
 8002ab2:	bf00      	nop
 8002ab4:	3718      	adds	r7, #24
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7ff ffb0 	bl	8002a28 <SysTick_Config>
 8002ac8:	4603      	mov	r3, r0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
	...

08002ad4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b089      	sub	sp, #36	; 0x24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aea:	2300      	movs	r3, #0
 8002aec:	61fb      	str	r3, [r7, #28]
 8002aee:	e165      	b.n	8002dbc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002af0:	2201      	movs	r2, #1
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	fa02 f303 	lsl.w	r3, r2, r3
 8002af8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	697a      	ldr	r2, [r7, #20]
 8002b00:	4013      	ands	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	f040 8154 	bne.w	8002db6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d005      	beq.n	8002b26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d130      	bne.n	8002b88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	2203      	movs	r2, #3
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43db      	mvns	r3, r3
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	68da      	ldr	r2, [r3, #12]
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	69fb      	ldr	r3, [r7, #28]
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	43db      	mvns	r3, r3
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	091b      	lsrs	r3, r3, #4
 8002b72:	f003 0201 	and.w	r2, r3, #1
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 0303 	and.w	r3, r3, #3
 8002b90:	2b03      	cmp	r3, #3
 8002b92:	d017      	beq.n	8002bc4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	2203      	movs	r2, #3
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f003 0303 	and.w	r3, r3, #3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d123      	bne.n	8002c18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	08da      	lsrs	r2, r3, #3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	3208      	adds	r2, #8
 8002bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	220f      	movs	r2, #15
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	691a      	ldr	r2, [r3, #16]
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	f003 0307 	and.w	r3, r3, #7
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	08da      	lsrs	r2, r3, #3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	3208      	adds	r2, #8
 8002c12:	69b9      	ldr	r1, [r7, #24]
 8002c14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	2203      	movs	r2, #3
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	43db      	mvns	r3, r3
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f003 0203 	and.w	r2, r3, #3
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 80ae 	beq.w	8002db6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	4b5d      	ldr	r3, [pc, #372]	; (8002dd4 <HAL_GPIO_Init+0x300>)
 8002c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c62:	4a5c      	ldr	r2, [pc, #368]	; (8002dd4 <HAL_GPIO_Init+0x300>)
 8002c64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c68:	6453      	str	r3, [r2, #68]	; 0x44
 8002c6a:	4b5a      	ldr	r3, [pc, #360]	; (8002dd4 <HAL_GPIO_Init+0x300>)
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c76:	4a58      	ldr	r2, [pc, #352]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	089b      	lsrs	r3, r3, #2
 8002c7c:	3302      	adds	r3, #2
 8002c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	220f      	movs	r2, #15
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	43db      	mvns	r3, r3
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	4013      	ands	r3, r2
 8002c98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a4f      	ldr	r2, [pc, #316]	; (8002ddc <HAL_GPIO_Init+0x308>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d025      	beq.n	8002cee <HAL_GPIO_Init+0x21a>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a4e      	ldr	r2, [pc, #312]	; (8002de0 <HAL_GPIO_Init+0x30c>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d01f      	beq.n	8002cea <HAL_GPIO_Init+0x216>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a4d      	ldr	r2, [pc, #308]	; (8002de4 <HAL_GPIO_Init+0x310>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d019      	beq.n	8002ce6 <HAL_GPIO_Init+0x212>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a4c      	ldr	r2, [pc, #304]	; (8002de8 <HAL_GPIO_Init+0x314>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d013      	beq.n	8002ce2 <HAL_GPIO_Init+0x20e>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a4b      	ldr	r2, [pc, #300]	; (8002dec <HAL_GPIO_Init+0x318>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d00d      	beq.n	8002cde <HAL_GPIO_Init+0x20a>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a4a      	ldr	r2, [pc, #296]	; (8002df0 <HAL_GPIO_Init+0x31c>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d007      	beq.n	8002cda <HAL_GPIO_Init+0x206>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a49      	ldr	r2, [pc, #292]	; (8002df4 <HAL_GPIO_Init+0x320>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d101      	bne.n	8002cd6 <HAL_GPIO_Init+0x202>
 8002cd2:	2306      	movs	r3, #6
 8002cd4:	e00c      	b.n	8002cf0 <HAL_GPIO_Init+0x21c>
 8002cd6:	2307      	movs	r3, #7
 8002cd8:	e00a      	b.n	8002cf0 <HAL_GPIO_Init+0x21c>
 8002cda:	2305      	movs	r3, #5
 8002cdc:	e008      	b.n	8002cf0 <HAL_GPIO_Init+0x21c>
 8002cde:	2304      	movs	r3, #4
 8002ce0:	e006      	b.n	8002cf0 <HAL_GPIO_Init+0x21c>
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e004      	b.n	8002cf0 <HAL_GPIO_Init+0x21c>
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	e002      	b.n	8002cf0 <HAL_GPIO_Init+0x21c>
 8002cea:	2301      	movs	r3, #1
 8002cec:	e000      	b.n	8002cf0 <HAL_GPIO_Init+0x21c>
 8002cee:	2300      	movs	r3, #0
 8002cf0:	69fa      	ldr	r2, [r7, #28]
 8002cf2:	f002 0203 	and.w	r2, r2, #3
 8002cf6:	0092      	lsls	r2, r2, #2
 8002cf8:	4093      	lsls	r3, r2
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d00:	4935      	ldr	r1, [pc, #212]	; (8002dd8 <HAL_GPIO_Init+0x304>)
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	089b      	lsrs	r3, r3, #2
 8002d06:	3302      	adds	r3, #2
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d0e:	4b3a      	ldr	r3, [pc, #232]	; (8002df8 <HAL_GPIO_Init+0x324>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	43db      	mvns	r3, r3
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d32:	4a31      	ldr	r2, [pc, #196]	; (8002df8 <HAL_GPIO_Init+0x324>)
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d38:	4b2f      	ldr	r3, [pc, #188]	; (8002df8 <HAL_GPIO_Init+0x324>)
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	43db      	mvns	r3, r3
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	4013      	ands	r3, r2
 8002d46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d5c:	4a26      	ldr	r2, [pc, #152]	; (8002df8 <HAL_GPIO_Init+0x324>)
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d62:	4b25      	ldr	r3, [pc, #148]	; (8002df8 <HAL_GPIO_Init+0x324>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d003      	beq.n	8002d86 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002d7e:	69ba      	ldr	r2, [r7, #24]
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d86:	4a1c      	ldr	r2, [pc, #112]	; (8002df8 <HAL_GPIO_Init+0x324>)
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d8c:	4b1a      	ldr	r3, [pc, #104]	; (8002df8 <HAL_GPIO_Init+0x324>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	43db      	mvns	r3, r3
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d003      	beq.n	8002db0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002da8:	69ba      	ldr	r2, [r7, #24]
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002db0:	4a11      	ldr	r2, [pc, #68]	; (8002df8 <HAL_GPIO_Init+0x324>)
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	3301      	adds	r3, #1
 8002dba:	61fb      	str	r3, [r7, #28]
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	2b0f      	cmp	r3, #15
 8002dc0:	f67f ae96 	bls.w	8002af0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dc4:	bf00      	nop
 8002dc6:	bf00      	nop
 8002dc8:	3724      	adds	r7, #36	; 0x24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	40013800 	.word	0x40013800
 8002ddc:	40020000 	.word	0x40020000
 8002de0:	40020400 	.word	0x40020400
 8002de4:	40020800 	.word	0x40020800
 8002de8:	40020c00 	.word	0x40020c00
 8002dec:	40021000 	.word	0x40021000
 8002df0:	40021400 	.word	0x40021400
 8002df4:	40021800 	.word	0x40021800
 8002df8:	40013c00 	.word	0x40013c00

08002dfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	807b      	strh	r3, [r7, #2]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e0c:	787b      	ldrb	r3, [r7, #1]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e12:	887a      	ldrh	r2, [r7, #2]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e18:	e003      	b.n	8002e22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e1a:	887b      	ldrh	r3, [r7, #2]
 8002e1c:	041a      	lsls	r2, r3, #16
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	619a      	str	r2, [r3, #24]
}
 8002e22:	bf00      	nop
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002e2e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e30:	b08f      	sub	sp, #60	; 0x3c
 8002e32:	af0a      	add	r7, sp, #40	; 0x28
 8002e34:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d101      	bne.n	8002e40 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e116      	b.n	800306e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d106      	bne.n	8002e60 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7ff f978 	bl	8002150 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2203      	movs	r2, #3
 8002e64:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d102      	bne.n	8002e7a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f001 fe53 	bl	8004b2a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	603b      	str	r3, [r7, #0]
 8002e8a:	687e      	ldr	r6, [r7, #4]
 8002e8c:	466d      	mov	r5, sp
 8002e8e:	f106 0410 	add.w	r4, r6, #16
 8002e92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e9a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e9e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ea2:	1d33      	adds	r3, r6, #4
 8002ea4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ea6:	6838      	ldr	r0, [r7, #0]
 8002ea8:	f001 fdde 	bl	8004a68 <USB_CoreInit>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d005      	beq.n	8002ebe <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2202      	movs	r2, #2
 8002eb6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e0d7      	b.n	800306e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f001 fe41 	bl	8004b4c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002eca:	2300      	movs	r3, #0
 8002ecc:	73fb      	strb	r3, [r7, #15]
 8002ece:	e04a      	b.n	8002f66 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ed0:	7bfa      	ldrb	r2, [r7, #15]
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	4413      	add	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	440b      	add	r3, r1
 8002ede:	333d      	adds	r3, #61	; 0x3d
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002ee4:	7bfa      	ldrb	r2, [r7, #15]
 8002ee6:	6879      	ldr	r1, [r7, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	4413      	add	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	333c      	adds	r3, #60	; 0x3c
 8002ef4:	7bfa      	ldrb	r2, [r7, #15]
 8002ef6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002ef8:	7bfa      	ldrb	r2, [r7, #15]
 8002efa:	7bfb      	ldrb	r3, [r7, #15]
 8002efc:	b298      	uxth	r0, r3
 8002efe:	6879      	ldr	r1, [r7, #4]
 8002f00:	4613      	mov	r3, r2
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	4413      	add	r3, r2
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	440b      	add	r3, r1
 8002f0a:	3344      	adds	r3, #68	; 0x44
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002f10:	7bfa      	ldrb	r2, [r7, #15]
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	4613      	mov	r3, r2
 8002f16:	00db      	lsls	r3, r3, #3
 8002f18:	4413      	add	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	3340      	adds	r3, #64	; 0x40
 8002f20:	2200      	movs	r2, #0
 8002f22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002f24:	7bfa      	ldrb	r2, [r7, #15]
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	4413      	add	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	3348      	adds	r3, #72	; 0x48
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002f38:	7bfa      	ldrb	r2, [r7, #15]
 8002f3a:	6879      	ldr	r1, [r7, #4]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	4413      	add	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	440b      	add	r3, r1
 8002f46:	334c      	adds	r3, #76	; 0x4c
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f4c:	7bfa      	ldrb	r2, [r7, #15]
 8002f4e:	6879      	ldr	r1, [r7, #4]
 8002f50:	4613      	mov	r3, r2
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	4413      	add	r3, r2
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	440b      	add	r3, r1
 8002f5a:	3354      	adds	r3, #84	; 0x54
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f60:	7bfb      	ldrb	r3, [r7, #15]
 8002f62:	3301      	adds	r3, #1
 8002f64:	73fb      	strb	r3, [r7, #15]
 8002f66:	7bfa      	ldrb	r2, [r7, #15]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d3af      	bcc.n	8002ed0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f70:	2300      	movs	r3, #0
 8002f72:	73fb      	strb	r3, [r7, #15]
 8002f74:	e044      	b.n	8003000 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f76:	7bfa      	ldrb	r2, [r7, #15]
 8002f78:	6879      	ldr	r1, [r7, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	00db      	lsls	r3, r3, #3
 8002f7e:	4413      	add	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	440b      	add	r3, r1
 8002f84:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f8c:	7bfa      	ldrb	r2, [r7, #15]
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	00db      	lsls	r3, r3, #3
 8002f94:	4413      	add	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	440b      	add	r3, r1
 8002f9a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002f9e:	7bfa      	ldrb	r2, [r7, #15]
 8002fa0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002fa2:	7bfa      	ldrb	r2, [r7, #15]
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	00db      	lsls	r3, r3, #3
 8002faa:	4413      	add	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	440b      	add	r3, r1
 8002fb0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002fb8:	7bfa      	ldrb	r2, [r7, #15]
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	4413      	add	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002fca:	2200      	movs	r2, #0
 8002fcc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002fce:	7bfa      	ldrb	r2, [r7, #15]
 8002fd0:	6879      	ldr	r1, [r7, #4]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	4413      	add	r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	440b      	add	r3, r1
 8002fdc:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002fe4:	7bfa      	ldrb	r2, [r7, #15]
 8002fe6:	6879      	ldr	r1, [r7, #4]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	4413      	add	r3, r2
 8002fee:	009b      	lsls	r3, r3, #2
 8002ff0:	440b      	add	r3, r1
 8002ff2:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	73fb      	strb	r3, [r7, #15]
 8003000:	7bfa      	ldrb	r2, [r7, #15]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	429a      	cmp	r2, r3
 8003008:	d3b5      	bcc.n	8002f76 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	603b      	str	r3, [r7, #0]
 8003010:	687e      	ldr	r6, [r7, #4]
 8003012:	466d      	mov	r5, sp
 8003014:	f106 0410 	add.w	r4, r6, #16
 8003018:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800301a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800301c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800301e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003020:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003024:	e885 0003 	stmia.w	r5, {r0, r1}
 8003028:	1d33      	adds	r3, r6, #4
 800302a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800302c:	6838      	ldr	r0, [r7, #0]
 800302e:	f001 fdd9 	bl	8004be4 <USB_DevInit>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d005      	beq.n	8003044 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2202      	movs	r2, #2
 800303c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e014      	b.n	800306e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	2b01      	cmp	r3, #1
 800305a:	d102      	bne.n	8003062 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f000 f80a 	bl	8003076 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f001 ff97 	bl	8004f9a <USB_DevDisconnect>

  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	3714      	adds	r7, #20
 8003072:	46bd      	mov	sp, r7
 8003074:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003076 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003076:	b480      	push	{r7}
 8003078:	b085      	sub	sp, #20
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030a8:	f043 0303 	orr.w	r3, r3, #3
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3714      	adds	r7, #20
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
	...

080030c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d101      	bne.n	80030d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e0cc      	b.n	800326e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030d4:	4b68      	ldr	r3, [pc, #416]	; (8003278 <HAL_RCC_ClockConfig+0x1b8>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 030f 	and.w	r3, r3, #15
 80030dc:	683a      	ldr	r2, [r7, #0]
 80030de:	429a      	cmp	r2, r3
 80030e0:	d90c      	bls.n	80030fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030e2:	4b65      	ldr	r3, [pc, #404]	; (8003278 <HAL_RCC_ClockConfig+0x1b8>)
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030ea:	4b63      	ldr	r3, [pc, #396]	; (8003278 <HAL_RCC_ClockConfig+0x1b8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 030f 	and.w	r3, r3, #15
 80030f2:	683a      	ldr	r2, [r7, #0]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d001      	beq.n	80030fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e0b8      	b.n	800326e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0302 	and.w	r3, r3, #2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d020      	beq.n	800314a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0304 	and.w	r3, r3, #4
 8003110:	2b00      	cmp	r3, #0
 8003112:	d005      	beq.n	8003120 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003114:	4b59      	ldr	r3, [pc, #356]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	4a58      	ldr	r2, [pc, #352]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 800311a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800311e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0308 	and.w	r3, r3, #8
 8003128:	2b00      	cmp	r3, #0
 800312a:	d005      	beq.n	8003138 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800312c:	4b53      	ldr	r3, [pc, #332]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	4a52      	ldr	r2, [pc, #328]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003132:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003136:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003138:	4b50      	ldr	r3, [pc, #320]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	494d      	ldr	r1, [pc, #308]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003146:	4313      	orrs	r3, r2
 8003148:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b00      	cmp	r3, #0
 8003154:	d044      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d107      	bne.n	800316e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	4b47      	ldr	r3, [pc, #284]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d119      	bne.n	800319e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e07f      	b.n	800326e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	2b02      	cmp	r3, #2
 8003174:	d003      	beq.n	800317e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800317a:	2b03      	cmp	r3, #3
 800317c:	d107      	bne.n	800318e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800317e:	4b3f      	ldr	r3, [pc, #252]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d109      	bne.n	800319e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e06f      	b.n	800326e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800318e:	4b3b      	ldr	r3, [pc, #236]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e067      	b.n	800326e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800319e:	4b37      	ldr	r3, [pc, #220]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f023 0203 	bic.w	r2, r3, #3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	4934      	ldr	r1, [pc, #208]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031b0:	f7ff fb7a 	bl	80028a8 <HAL_GetTick>
 80031b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031b6:	e00a      	b.n	80031ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031b8:	f7ff fb76 	bl	80028a8 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d901      	bls.n	80031ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e04f      	b.n	800326e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ce:	4b2b      	ldr	r3, [pc, #172]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	f003 020c 	and.w	r2, r3, #12
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	429a      	cmp	r2, r3
 80031de:	d1eb      	bne.n	80031b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80031e0:	4b25      	ldr	r3, [pc, #148]	; (8003278 <HAL_RCC_ClockConfig+0x1b8>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 030f 	and.w	r3, r3, #15
 80031e8:	683a      	ldr	r2, [r7, #0]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d20c      	bcs.n	8003208 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ee:	4b22      	ldr	r3, [pc, #136]	; (8003278 <HAL_RCC_ClockConfig+0x1b8>)
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	b2d2      	uxtb	r2, r2
 80031f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031f6:	4b20      	ldr	r3, [pc, #128]	; (8003278 <HAL_RCC_ClockConfig+0x1b8>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	429a      	cmp	r2, r3
 8003202:	d001      	beq.n	8003208 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e032      	b.n	800326e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0304 	and.w	r3, r3, #4
 8003210:	2b00      	cmp	r3, #0
 8003212:	d008      	beq.n	8003226 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003214:	4b19      	ldr	r3, [pc, #100]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	4916      	ldr	r1, [pc, #88]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	4313      	orrs	r3, r2
 8003224:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0308 	and.w	r3, r3, #8
 800322e:	2b00      	cmp	r3, #0
 8003230:	d009      	beq.n	8003246 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003232:	4b12      	ldr	r3, [pc, #72]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	490e      	ldr	r1, [pc, #56]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 8003242:	4313      	orrs	r3, r2
 8003244:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003246:	f000 fb7f 	bl	8003948 <HAL_RCC_GetSysClockFreq>
 800324a:	4602      	mov	r2, r0
 800324c:	4b0b      	ldr	r3, [pc, #44]	; (800327c <HAL_RCC_ClockConfig+0x1bc>)
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	091b      	lsrs	r3, r3, #4
 8003252:	f003 030f 	and.w	r3, r3, #15
 8003256:	490a      	ldr	r1, [pc, #40]	; (8003280 <HAL_RCC_ClockConfig+0x1c0>)
 8003258:	5ccb      	ldrb	r3, [r1, r3]
 800325a:	fa22 f303 	lsr.w	r3, r2, r3
 800325e:	4a09      	ldr	r2, [pc, #36]	; (8003284 <HAL_RCC_ClockConfig+0x1c4>)
 8003260:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003262:	4b09      	ldr	r3, [pc, #36]	; (8003288 <HAL_RCC_ClockConfig+0x1c8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fada 	bl	8002820 <HAL_InitTick>

  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40023c00 	.word	0x40023c00
 800327c:	40023800 	.word	0x40023800
 8003280:	08006240 	.word	0x08006240
 8003284:	20000000 	.word	0x20000000
 8003288:	20000008 	.word	0x20000008

0800328c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003290:	4b03      	ldr	r3, [pc, #12]	; (80032a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003292:	681b      	ldr	r3, [r3, #0]
}
 8003294:	4618      	mov	r0, r3
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	20000000 	.word	0x20000000

080032a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80032a8:	f7ff fff0 	bl	800328c <HAL_RCC_GetHCLKFreq>
 80032ac:	4602      	mov	r2, r0
 80032ae:	4b05      	ldr	r3, [pc, #20]	; (80032c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	0a9b      	lsrs	r3, r3, #10
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	4903      	ldr	r1, [pc, #12]	; (80032c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032ba:	5ccb      	ldrb	r3, [r1, r3]
 80032bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40023800 	.word	0x40023800
 80032c8:	08006250 	.word	0x08006250

080032cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80032d0:	f7ff ffdc 	bl	800328c <HAL_RCC_GetHCLKFreq>
 80032d4:	4602      	mov	r2, r0
 80032d6:	4b05      	ldr	r3, [pc, #20]	; (80032ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	0b5b      	lsrs	r3, r3, #13
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	4903      	ldr	r1, [pc, #12]	; (80032f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032e2:	5ccb      	ldrb	r3, [r1, r3]
 80032e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	40023800 	.word	0x40023800
 80032f0:	08006250 	.word	0x08006250

080032f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b08c      	sub	sp, #48	; 0x30
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032fc:	2300      	movs	r3, #0
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8003300:	2300      	movs	r3, #0
 8003302:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003308:	2300      	movs	r3, #0
 800330a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800330c:	2300      	movs	r3, #0
 800330e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003314:	2300      	movs	r3, #0
 8003316:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800331c:	2300      	movs	r3, #0
 800331e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b00      	cmp	r3, #0
 800332a:	d010      	beq.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800332c:	4b6f      	ldr	r3, [pc, #444]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800332e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003332:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333a:	496c      	ldr	r1, [pc, #432]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800333c:	4313      	orrs	r3, r2
 800333e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800334a:	2301      	movs	r3, #1
 800334c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d010      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800335a:	4b64      	ldr	r3, [pc, #400]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800335c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003360:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003368:	4960      	ldr	r1, [pc, #384]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800336a:	4313      	orrs	r3, r2
 800336c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003374:	2b00      	cmp	r3, #0
 8003376:	d101      	bne.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003378:	2301      	movs	r3, #1
 800337a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b00      	cmp	r3, #0
 8003386:	d017      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003388:	4b58      	ldr	r3, [pc, #352]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800338a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800338e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003396:	4955      	ldr	r1, [pc, #340]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003398:	4313      	orrs	r3, r2
 800339a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033a6:	d101      	bne.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80033a8:	2301      	movs	r3, #1
 80033aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80033b4:	2301      	movs	r3, #1
 80033b6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0308 	and.w	r3, r3, #8
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d017      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033c4:	4b49      	ldr	r3, [pc, #292]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033ca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033d2:	4946      	ldr	r1, [pc, #280]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033e2:	d101      	bne.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80033e4:	2301      	movs	r3, #1
 80033e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80033f0:	2301      	movs	r3, #1
 80033f2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0320 	and.w	r3, r3, #32
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 808a 	beq.w	8003516 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003402:	2300      	movs	r3, #0
 8003404:	60bb      	str	r3, [r7, #8]
 8003406:	4b39      	ldr	r3, [pc, #228]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	4a38      	ldr	r2, [pc, #224]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800340c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003410:	6413      	str	r3, [r2, #64]	; 0x40
 8003412:	4b36      	ldr	r3, [pc, #216]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800341a:	60bb      	str	r3, [r7, #8]
 800341c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800341e:	4b34      	ldr	r3, [pc, #208]	; (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a33      	ldr	r2, [pc, #204]	; (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003428:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800342a:	f7ff fa3d 	bl	80028a8 <HAL_GetTick>
 800342e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003430:	e008      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003432:	f7ff fa39 	bl	80028a8 <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d901      	bls.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e278      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003444:	4b2a      	ldr	r3, [pc, #168]	; (80034f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344c:	2b00      	cmp	r3, #0
 800344e:	d0f0      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003450:	4b26      	ldr	r3, [pc, #152]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003454:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003458:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800345a:	6a3b      	ldr	r3, [r7, #32]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d02f      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003464:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003468:	6a3a      	ldr	r2, [r7, #32]
 800346a:	429a      	cmp	r2, r3
 800346c:	d028      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800346e:	4b1f      	ldr	r3, [pc, #124]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003476:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003478:	4b1e      	ldr	r3, [pc, #120]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800347a:	2201      	movs	r2, #1
 800347c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800347e:	4b1d      	ldr	r3, [pc, #116]	; (80034f4 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003480:	2200      	movs	r2, #0
 8003482:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003484:	4a19      	ldr	r2, [pc, #100]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003486:	6a3b      	ldr	r3, [r7, #32]
 8003488:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800348a:	4b18      	ldr	r3, [pc, #96]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800348c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b01      	cmp	r3, #1
 8003494:	d114      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003496:	f7ff fa07 	bl	80028a8 <HAL_GetTick>
 800349a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349c:	e00a      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800349e:	f7ff fa03 	bl	80028a8 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e240      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b4:	4b0d      	ldr	r3, [pc, #52]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0ee      	beq.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034cc:	d114      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80034ce:	4b07      	ldr	r3, [pc, #28]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80034de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034e2:	4902      	ldr	r1, [pc, #8]	; (80034ec <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	608b      	str	r3, [r1, #8]
 80034e8:	e00c      	b.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80034ea:	bf00      	nop
 80034ec:	40023800 	.word	0x40023800
 80034f0:	40007000 	.word	0x40007000
 80034f4:	42470e40 	.word	0x42470e40
 80034f8:	4b4a      	ldr	r3, [pc, #296]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	4a49      	ldr	r2, [pc, #292]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80034fe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003502:	6093      	str	r3, [r2, #8]
 8003504:	4b47      	ldr	r3, [pc, #284]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003506:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003510:	4944      	ldr	r1, [pc, #272]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003512:	4313      	orrs	r3, r2
 8003514:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0310 	and.w	r3, r3, #16
 800351e:	2b00      	cmp	r3, #0
 8003520:	d004      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8003528:	4b3f      	ldr	r3, [pc, #252]	; (8003628 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800352a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003534:	2b00      	cmp	r3, #0
 8003536:	d00a      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003538:	4b3a      	ldr	r3, [pc, #232]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800353a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800353e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003546:	4937      	ldr	r1, [pc, #220]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003548:	4313      	orrs	r3, r2
 800354a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00a      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800355a:	4b32      	ldr	r3, [pc, #200]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800355c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003560:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003568:	492e      	ldr	r1, [pc, #184]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800356a:	4313      	orrs	r3, r2
 800356c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003578:	2b00      	cmp	r3, #0
 800357a:	d011      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800357c:	4b29      	ldr	r3, [pc, #164]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800357e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003582:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800358a:	4926      	ldr	r1, [pc, #152]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800358c:	4313      	orrs	r3, r2
 800358e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003596:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800359a:	d101      	bne.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 800359c:	2301      	movs	r3, #1
 800359e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00a      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80035ac:	4b1d      	ldr	r3, [pc, #116]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035b2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ba:	491a      	ldr	r1, [pc, #104]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d011      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80035ce:	4b15      	ldr	r3, [pc, #84]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035d4:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035dc:	4911      	ldr	r1, [pc, #68]	; (8003624 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035ec:	d101      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80035ee:	2301      	movs	r3, #1
 80035f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80035f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d005      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003600:	f040 80ff 	bne.w	8003802 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003604:	4b09      	ldr	r3, [pc, #36]	; (800362c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003606:	2200      	movs	r2, #0
 8003608:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800360a:	f7ff f94d 	bl	80028a8 <HAL_GetTick>
 800360e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003610:	e00e      	b.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003612:	f7ff f949 	bl	80028a8 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b02      	cmp	r3, #2
 800361e:	d907      	bls.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e188      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003624:	40023800 	.word	0x40023800
 8003628:	424711e0 	.word	0x424711e0
 800362c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003630:	4b7e      	ldr	r3, [pc, #504]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1ea      	bne.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b00      	cmp	r3, #0
 8003646:	d003      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800364c:	2b00      	cmp	r3, #0
 800364e:	d009      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003658:	2b00      	cmp	r3, #0
 800365a:	d028      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003660:	2b00      	cmp	r3, #0
 8003662:	d124      	bne.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003664:	4b71      	ldr	r3, [pc, #452]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003666:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800366a:	0c1b      	lsrs	r3, r3, #16
 800366c:	f003 0303 	and.w	r3, r3, #3
 8003670:	3301      	adds	r3, #1
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003676:	4b6d      	ldr	r3, [pc, #436]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003678:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800367c:	0e1b      	lsrs	r3, r3, #24
 800367e:	f003 030f 	and.w	r3, r3, #15
 8003682:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685a      	ldr	r2, [r3, #4]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	019b      	lsls	r3, r3, #6
 800368e:	431a      	orrs	r2, r3
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	085b      	lsrs	r3, r3, #1
 8003694:	3b01      	subs	r3, #1
 8003696:	041b      	lsls	r3, r3, #16
 8003698:	431a      	orrs	r2, r3
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	061b      	lsls	r3, r3, #24
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	695b      	ldr	r3, [r3, #20]
 80036a4:	071b      	lsls	r3, r3, #28
 80036a6:	4961      	ldr	r1, [pc, #388]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0304 	and.w	r3, r3, #4
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d004      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80036c2:	d00a      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d035      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036d8:	d130      	bne.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80036da:	4b54      	ldr	r3, [pc, #336]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80036dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036e0:	0c1b      	lsrs	r3, r3, #16
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	3301      	adds	r3, #1
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80036ec:	4b4f      	ldr	r3, [pc, #316]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80036ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036f2:	0f1b      	lsrs	r3, r3, #28
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	019b      	lsls	r3, r3, #6
 8003704:	431a      	orrs	r2, r3
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	085b      	lsrs	r3, r3, #1
 800370a:	3b01      	subs	r3, #1
 800370c:	041b      	lsls	r3, r3, #16
 800370e:	431a      	orrs	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	061b      	lsls	r3, r3, #24
 8003716:	431a      	orrs	r2, r3
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	071b      	lsls	r3, r3, #28
 800371c:	4943      	ldr	r1, [pc, #268]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800371e:	4313      	orrs	r3, r2
 8003720:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003724:	4b41      	ldr	r3, [pc, #260]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003726:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800372a:	f023 021f 	bic.w	r2, r3, #31
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003732:	3b01      	subs	r3, #1
 8003734:	493d      	ldr	r1, [pc, #244]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003736:	4313      	orrs	r3, r2
 8003738:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003744:	2b00      	cmp	r3, #0
 8003746:	d029      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800374c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003750:	d124      	bne.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003752:	4b36      	ldr	r3, [pc, #216]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003754:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003758:	0c1b      	lsrs	r3, r3, #16
 800375a:	f003 0303 	and.w	r3, r3, #3
 800375e:	3301      	adds	r3, #1
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003764:	4b31      	ldr	r3, [pc, #196]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003766:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800376a:	0f1b      	lsrs	r3, r3, #28
 800376c:	f003 0307 	and.w	r3, r3, #7
 8003770:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	019b      	lsls	r3, r3, #6
 800377c:	431a      	orrs	r2, r3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	085b      	lsrs	r3, r3, #1
 8003784:	3b01      	subs	r3, #1
 8003786:	041b      	lsls	r3, r3, #16
 8003788:	431a      	orrs	r2, r3
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	061b      	lsls	r3, r3, #24
 800378e:	431a      	orrs	r2, r3
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	071b      	lsls	r3, r3, #28
 8003794:	4925      	ldr	r1, [pc, #148]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003796:	4313      	orrs	r3, r2
 8003798:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d016      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685a      	ldr	r2, [r3, #4]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	019b      	lsls	r3, r3, #6
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	085b      	lsrs	r3, r3, #1
 80037ba:	3b01      	subs	r3, #1
 80037bc:	041b      	lsls	r3, r3, #16
 80037be:	431a      	orrs	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	061b      	lsls	r3, r3, #24
 80037c6:	431a      	orrs	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	071b      	lsls	r3, r3, #28
 80037ce:	4917      	ldr	r1, [pc, #92]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80037d6:	4b16      	ldr	r3, [pc, #88]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80037d8:	2201      	movs	r2, #1
 80037da:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80037dc:	f7ff f864 	bl	80028a8 <HAL_GetTick>
 80037e0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80037e2:	e008      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80037e4:	f7ff f860 	bl	80028a8 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e09f      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80037f6:	4b0d      	ldr	r3, [pc, #52]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d0f0      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8003802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003804:	2b01      	cmp	r3, #1
 8003806:	f040 8095 	bne.w	8003934 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800380a:	4b0a      	ldr	r3, [pc, #40]	; (8003834 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800380c:	2200      	movs	r2, #0
 800380e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003810:	f7ff f84a 	bl	80028a8 <HAL_GetTick>
 8003814:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003816:	e00f      	b.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003818:	f7ff f846 	bl	80028a8 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d908      	bls.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e085      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800382a:	bf00      	nop
 800382c:	40023800 	.word	0x40023800
 8003830:	42470068 	.word	0x42470068
 8003834:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003838:	4b41      	ldr	r3, [pc, #260]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003840:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003844:	d0e8      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0304 	and.w	r3, r3, #4
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	2b00      	cmp	r3, #0
 8003858:	d009      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003862:	2b00      	cmp	r3, #0
 8003864:	d02b      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800386a:	2b00      	cmp	r3, #0
 800386c:	d127      	bne.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800386e:	4b34      	ldr	r3, [pc, #208]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003874:	0c1b      	lsrs	r3, r3, #16
 8003876:	f003 0303 	and.w	r3, r3, #3
 800387a:	3301      	adds	r3, #1
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	699a      	ldr	r2, [r3, #24]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	019b      	lsls	r3, r3, #6
 800388a:	431a      	orrs	r2, r3
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	085b      	lsrs	r3, r3, #1
 8003890:	3b01      	subs	r3, #1
 8003892:	041b      	lsls	r3, r3, #16
 8003894:	431a      	orrs	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389a:	061b      	lsls	r3, r3, #24
 800389c:	4928      	ldr	r1, [pc, #160]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80038a4:	4b26      	ldr	r3, [pc, #152]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80038a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038aa:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b2:	3b01      	subs	r3, #1
 80038b4:	021b      	lsls	r3, r3, #8
 80038b6:	4922      	ldr	r1, [pc, #136]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d01d      	beq.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038d2:	d118      	bne.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80038d4:	4b1a      	ldr	r3, [pc, #104]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80038d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038da:	0e1b      	lsrs	r3, r3, #24
 80038dc:	f003 030f 	and.w	r3, r3, #15
 80038e0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	699a      	ldr	r2, [r3, #24]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	69db      	ldr	r3, [r3, #28]
 80038ea:	019b      	lsls	r3, r3, #6
 80038ec:	431a      	orrs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	085b      	lsrs	r3, r3, #1
 80038f4:	3b01      	subs	r3, #1
 80038f6:	041b      	lsls	r3, r3, #16
 80038f8:	431a      	orrs	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	061b      	lsls	r3, r3, #24
 80038fe:	4910      	ldr	r1, [pc, #64]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003900:	4313      	orrs	r3, r2
 8003902:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003906:	4b0f      	ldr	r3, [pc, #60]	; (8003944 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003908:	2201      	movs	r2, #1
 800390a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800390c:	f7fe ffcc 	bl	80028a8 <HAL_GetTick>
 8003910:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003914:	f7fe ffc8 	bl	80028a8 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b02      	cmp	r3, #2
 8003920:	d901      	bls.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e007      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003926:	4b06      	ldr	r3, [pc, #24]	; (8003940 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800392e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003932:	d1ef      	bne.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3730      	adds	r7, #48	; 0x30
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	40023800 	.word	0x40023800
 8003944:	42470070 	.word	0x42470070

08003948 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003948:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800394c:	b0ae      	sub	sp, #184	; 0xb8
 800394e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003950:	2300      	movs	r3, #0
 8003952:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003956:	2300      	movs	r3, #0
 8003958:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003962:	2300      	movs	r3, #0
 8003964:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003968:	2300      	movs	r3, #0
 800396a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800396e:	4bcb      	ldr	r3, [pc, #812]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	f003 030c 	and.w	r3, r3, #12
 8003976:	2b0c      	cmp	r3, #12
 8003978:	f200 8206 	bhi.w	8003d88 <HAL_RCC_GetSysClockFreq+0x440>
 800397c:	a201      	add	r2, pc, #4	; (adr r2, 8003984 <HAL_RCC_GetSysClockFreq+0x3c>)
 800397e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003982:	bf00      	nop
 8003984:	080039b9 	.word	0x080039b9
 8003988:	08003d89 	.word	0x08003d89
 800398c:	08003d89 	.word	0x08003d89
 8003990:	08003d89 	.word	0x08003d89
 8003994:	080039c1 	.word	0x080039c1
 8003998:	08003d89 	.word	0x08003d89
 800399c:	08003d89 	.word	0x08003d89
 80039a0:	08003d89 	.word	0x08003d89
 80039a4:	080039c9 	.word	0x080039c9
 80039a8:	08003d89 	.word	0x08003d89
 80039ac:	08003d89 	.word	0x08003d89
 80039b0:	08003d89 	.word	0x08003d89
 80039b4:	08003bb9 	.word	0x08003bb9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039b8:	4bb9      	ldr	r3, [pc, #740]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x358>)
 80039ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80039be:	e1e7      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039c0:	4bb8      	ldr	r3, [pc, #736]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80039c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80039c6:	e1e3      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039c8:	4bb4      	ldr	r3, [pc, #720]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x354>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039d4:	4bb1      	ldr	r3, [pc, #708]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x354>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d071      	beq.n	8003ac4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039e0:	4bae      	ldr	r3, [pc, #696]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x354>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	099b      	lsrs	r3, r3, #6
 80039e6:	2200      	movs	r2, #0
 80039e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80039ec:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80039f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80039f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80039fc:	2300      	movs	r3, #0
 80039fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003a02:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a06:	4622      	mov	r2, r4
 8003a08:	462b      	mov	r3, r5
 8003a0a:	f04f 0000 	mov.w	r0, #0
 8003a0e:	f04f 0100 	mov.w	r1, #0
 8003a12:	0159      	lsls	r1, r3, #5
 8003a14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a18:	0150      	lsls	r0, r2, #5
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	4621      	mov	r1, r4
 8003a20:	1a51      	subs	r1, r2, r1
 8003a22:	6439      	str	r1, [r7, #64]	; 0x40
 8003a24:	4629      	mov	r1, r5
 8003a26:	eb63 0301 	sbc.w	r3, r3, r1
 8003a2a:	647b      	str	r3, [r7, #68]	; 0x44
 8003a2c:	f04f 0200 	mov.w	r2, #0
 8003a30:	f04f 0300 	mov.w	r3, #0
 8003a34:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003a38:	4649      	mov	r1, r9
 8003a3a:	018b      	lsls	r3, r1, #6
 8003a3c:	4641      	mov	r1, r8
 8003a3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a42:	4641      	mov	r1, r8
 8003a44:	018a      	lsls	r2, r1, #6
 8003a46:	4641      	mov	r1, r8
 8003a48:	1a51      	subs	r1, r2, r1
 8003a4a:	63b9      	str	r1, [r7, #56]	; 0x38
 8003a4c:	4649      	mov	r1, r9
 8003a4e:	eb63 0301 	sbc.w	r3, r3, r1
 8003a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a54:	f04f 0200 	mov.w	r2, #0
 8003a58:	f04f 0300 	mov.w	r3, #0
 8003a5c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003a60:	4649      	mov	r1, r9
 8003a62:	00cb      	lsls	r3, r1, #3
 8003a64:	4641      	mov	r1, r8
 8003a66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a6a:	4641      	mov	r1, r8
 8003a6c:	00ca      	lsls	r2, r1, #3
 8003a6e:	4610      	mov	r0, r2
 8003a70:	4619      	mov	r1, r3
 8003a72:	4603      	mov	r3, r0
 8003a74:	4622      	mov	r2, r4
 8003a76:	189b      	adds	r3, r3, r2
 8003a78:	633b      	str	r3, [r7, #48]	; 0x30
 8003a7a:	462b      	mov	r3, r5
 8003a7c:	460a      	mov	r2, r1
 8003a7e:	eb42 0303 	adc.w	r3, r2, r3
 8003a82:	637b      	str	r3, [r7, #52]	; 0x34
 8003a84:	f04f 0200 	mov.w	r2, #0
 8003a88:	f04f 0300 	mov.w	r3, #0
 8003a8c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003a90:	4629      	mov	r1, r5
 8003a92:	024b      	lsls	r3, r1, #9
 8003a94:	4621      	mov	r1, r4
 8003a96:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a9a:	4621      	mov	r1, r4
 8003a9c:	024a      	lsls	r2, r1, #9
 8003a9e:	4610      	mov	r0, r2
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003aac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003ab0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003ab4:	f7fc fbfc 	bl	80002b0 <__aeabi_uldivmod>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	460b      	mov	r3, r1
 8003abc:	4613      	mov	r3, r2
 8003abe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ac2:	e067      	b.n	8003b94 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ac4:	4b75      	ldr	r3, [pc, #468]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	099b      	lsrs	r3, r3, #6
 8003aca:	2200      	movs	r2, #0
 8003acc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ad0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003ad4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003adc:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ade:	2300      	movs	r3, #0
 8003ae0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003ae2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003ae6:	4622      	mov	r2, r4
 8003ae8:	462b      	mov	r3, r5
 8003aea:	f04f 0000 	mov.w	r0, #0
 8003aee:	f04f 0100 	mov.w	r1, #0
 8003af2:	0159      	lsls	r1, r3, #5
 8003af4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003af8:	0150      	lsls	r0, r2, #5
 8003afa:	4602      	mov	r2, r0
 8003afc:	460b      	mov	r3, r1
 8003afe:	4621      	mov	r1, r4
 8003b00:	1a51      	subs	r1, r2, r1
 8003b02:	62b9      	str	r1, [r7, #40]	; 0x28
 8003b04:	4629      	mov	r1, r5
 8003b06:	eb63 0301 	sbc.w	r3, r3, r1
 8003b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003b18:	4649      	mov	r1, r9
 8003b1a:	018b      	lsls	r3, r1, #6
 8003b1c:	4641      	mov	r1, r8
 8003b1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b22:	4641      	mov	r1, r8
 8003b24:	018a      	lsls	r2, r1, #6
 8003b26:	4641      	mov	r1, r8
 8003b28:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b2c:	4649      	mov	r1, r9
 8003b2e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b32:	f04f 0200 	mov.w	r2, #0
 8003b36:	f04f 0300 	mov.w	r3, #0
 8003b3a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003b3e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003b42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003b46:	4692      	mov	sl, r2
 8003b48:	469b      	mov	fp, r3
 8003b4a:	4623      	mov	r3, r4
 8003b4c:	eb1a 0303 	adds.w	r3, sl, r3
 8003b50:	623b      	str	r3, [r7, #32]
 8003b52:	462b      	mov	r3, r5
 8003b54:	eb4b 0303 	adc.w	r3, fp, r3
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
 8003b5a:	f04f 0200 	mov.w	r2, #0
 8003b5e:	f04f 0300 	mov.w	r3, #0
 8003b62:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003b66:	4629      	mov	r1, r5
 8003b68:	028b      	lsls	r3, r1, #10
 8003b6a:	4621      	mov	r1, r4
 8003b6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b70:	4621      	mov	r1, r4
 8003b72:	028a      	lsls	r2, r1, #10
 8003b74:	4610      	mov	r0, r2
 8003b76:	4619      	mov	r1, r3
 8003b78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	673b      	str	r3, [r7, #112]	; 0x70
 8003b80:	677a      	str	r2, [r7, #116]	; 0x74
 8003b82:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003b86:	f7fc fb93 	bl	80002b0 <__aeabi_uldivmod>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	4613      	mov	r3, r2
 8003b90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003b94:	4b41      	ldr	r3, [pc, #260]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	0c1b      	lsrs	r3, r3, #16
 8003b9a:	f003 0303 	and.w	r3, r3, #3
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003ba6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003baa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003bb6:	e0eb      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bb8:	4b38      	ldr	r3, [pc, #224]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bc4:	4b35      	ldr	r3, [pc, #212]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d06b      	beq.n	8003ca8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bd0:	4b32      	ldr	r3, [pc, #200]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	099b      	lsrs	r3, r3, #6
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bda:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003bdc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003be2:	663b      	str	r3, [r7, #96]	; 0x60
 8003be4:	2300      	movs	r3, #0
 8003be6:	667b      	str	r3, [r7, #100]	; 0x64
 8003be8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003bec:	4622      	mov	r2, r4
 8003bee:	462b      	mov	r3, r5
 8003bf0:	f04f 0000 	mov.w	r0, #0
 8003bf4:	f04f 0100 	mov.w	r1, #0
 8003bf8:	0159      	lsls	r1, r3, #5
 8003bfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bfe:	0150      	lsls	r0, r2, #5
 8003c00:	4602      	mov	r2, r0
 8003c02:	460b      	mov	r3, r1
 8003c04:	4621      	mov	r1, r4
 8003c06:	1a51      	subs	r1, r2, r1
 8003c08:	61b9      	str	r1, [r7, #24]
 8003c0a:	4629      	mov	r1, r5
 8003c0c:	eb63 0301 	sbc.w	r3, r3, r1
 8003c10:	61fb      	str	r3, [r7, #28]
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	f04f 0300 	mov.w	r3, #0
 8003c1a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003c1e:	4659      	mov	r1, fp
 8003c20:	018b      	lsls	r3, r1, #6
 8003c22:	4651      	mov	r1, sl
 8003c24:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c28:	4651      	mov	r1, sl
 8003c2a:	018a      	lsls	r2, r1, #6
 8003c2c:	4651      	mov	r1, sl
 8003c2e:	ebb2 0801 	subs.w	r8, r2, r1
 8003c32:	4659      	mov	r1, fp
 8003c34:	eb63 0901 	sbc.w	r9, r3, r1
 8003c38:	f04f 0200 	mov.w	r2, #0
 8003c3c:	f04f 0300 	mov.w	r3, #0
 8003c40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c4c:	4690      	mov	r8, r2
 8003c4e:	4699      	mov	r9, r3
 8003c50:	4623      	mov	r3, r4
 8003c52:	eb18 0303 	adds.w	r3, r8, r3
 8003c56:	613b      	str	r3, [r7, #16]
 8003c58:	462b      	mov	r3, r5
 8003c5a:	eb49 0303 	adc.w	r3, r9, r3
 8003c5e:	617b      	str	r3, [r7, #20]
 8003c60:	f04f 0200 	mov.w	r2, #0
 8003c64:	f04f 0300 	mov.w	r3, #0
 8003c68:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003c6c:	4629      	mov	r1, r5
 8003c6e:	024b      	lsls	r3, r1, #9
 8003c70:	4621      	mov	r1, r4
 8003c72:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c76:	4621      	mov	r1, r4
 8003c78:	024a      	lsls	r2, r1, #9
 8003c7a:	4610      	mov	r0, r2
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c82:	2200      	movs	r2, #0
 8003c84:	65bb      	str	r3, [r7, #88]	; 0x58
 8003c86:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003c88:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003c8c:	f7fc fb10 	bl	80002b0 <__aeabi_uldivmod>
 8003c90:	4602      	mov	r2, r0
 8003c92:	460b      	mov	r3, r1
 8003c94:	4613      	mov	r3, r2
 8003c96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c9a:	e065      	b.n	8003d68 <HAL_RCC_GetSysClockFreq+0x420>
 8003c9c:	40023800 	.word	0x40023800
 8003ca0:	00f42400 	.word	0x00f42400
 8003ca4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ca8:	4b3d      	ldr	r3, [pc, #244]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	099b      	lsrs	r3, r3, #6
 8003cae:	2200      	movs	r2, #0
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	4611      	mov	r1, r2
 8003cb4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cb8:	653b      	str	r3, [r7, #80]	; 0x50
 8003cba:	2300      	movs	r3, #0
 8003cbc:	657b      	str	r3, [r7, #84]	; 0x54
 8003cbe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003cc2:	4642      	mov	r2, r8
 8003cc4:	464b      	mov	r3, r9
 8003cc6:	f04f 0000 	mov.w	r0, #0
 8003cca:	f04f 0100 	mov.w	r1, #0
 8003cce:	0159      	lsls	r1, r3, #5
 8003cd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cd4:	0150      	lsls	r0, r2, #5
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4641      	mov	r1, r8
 8003cdc:	1a51      	subs	r1, r2, r1
 8003cde:	60b9      	str	r1, [r7, #8]
 8003ce0:	4649      	mov	r1, r9
 8003ce2:	eb63 0301 	sbc.w	r3, r3, r1
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	f04f 0200 	mov.w	r2, #0
 8003cec:	f04f 0300 	mov.w	r3, #0
 8003cf0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003cf4:	4659      	mov	r1, fp
 8003cf6:	018b      	lsls	r3, r1, #6
 8003cf8:	4651      	mov	r1, sl
 8003cfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cfe:	4651      	mov	r1, sl
 8003d00:	018a      	lsls	r2, r1, #6
 8003d02:	4651      	mov	r1, sl
 8003d04:	1a54      	subs	r4, r2, r1
 8003d06:	4659      	mov	r1, fp
 8003d08:	eb63 0501 	sbc.w	r5, r3, r1
 8003d0c:	f04f 0200 	mov.w	r2, #0
 8003d10:	f04f 0300 	mov.w	r3, #0
 8003d14:	00eb      	lsls	r3, r5, #3
 8003d16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d1a:	00e2      	lsls	r2, r4, #3
 8003d1c:	4614      	mov	r4, r2
 8003d1e:	461d      	mov	r5, r3
 8003d20:	4643      	mov	r3, r8
 8003d22:	18e3      	adds	r3, r4, r3
 8003d24:	603b      	str	r3, [r7, #0]
 8003d26:	464b      	mov	r3, r9
 8003d28:	eb45 0303 	adc.w	r3, r5, r3
 8003d2c:	607b      	str	r3, [r7, #4]
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d3a:	4629      	mov	r1, r5
 8003d3c:	028b      	lsls	r3, r1, #10
 8003d3e:	4621      	mov	r1, r4
 8003d40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d44:	4621      	mov	r1, r4
 8003d46:	028a      	lsls	r2, r1, #10
 8003d48:	4610      	mov	r0, r2
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d50:	2200      	movs	r2, #0
 8003d52:	64bb      	str	r3, [r7, #72]	; 0x48
 8003d54:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003d56:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003d5a:	f7fc faa9 	bl	80002b0 <__aeabi_uldivmod>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	460b      	mov	r3, r1
 8003d62:	4613      	mov	r3, r2
 8003d64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003d68:	4b0d      	ldr	r3, [pc, #52]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	0f1b      	lsrs	r3, r3, #28
 8003d6e:	f003 0307 	and.w	r3, r3, #7
 8003d72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003d76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d86:	e003      	b.n	8003d90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d88:	4b06      	ldr	r3, [pc, #24]	; (8003da4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003d8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	37b8      	adds	r7, #184	; 0xb8
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d9e:	bf00      	nop
 8003da0:	40023800 	.word	0x40023800
 8003da4:	00f42400 	.word	0x00f42400

08003da8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e28d      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 8083 	beq.w	8003ece <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003dc8:	4b94      	ldr	r3, [pc, #592]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f003 030c 	and.w	r3, r3, #12
 8003dd0:	2b04      	cmp	r3, #4
 8003dd2:	d019      	beq.n	8003e08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003dd4:	4b91      	ldr	r3, [pc, #580]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d106      	bne.n	8003dee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003de0:	4b8e      	ldr	r3, [pc, #568]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003de8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dec:	d00c      	beq.n	8003e08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dee:	4b8b      	ldr	r3, [pc, #556]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003df6:	2b0c      	cmp	r3, #12
 8003df8:	d112      	bne.n	8003e20 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dfa:	4b88      	ldr	r3, [pc, #544]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e06:	d10b      	bne.n	8003e20 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e08:	4b84      	ldr	r3, [pc, #528]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d05b      	beq.n	8003ecc <HAL_RCC_OscConfig+0x124>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d157      	bne.n	8003ecc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e25a      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e28:	d106      	bne.n	8003e38 <HAL_RCC_OscConfig+0x90>
 8003e2a:	4b7c      	ldr	r3, [pc, #496]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a7b      	ldr	r2, [pc, #492]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e34:	6013      	str	r3, [r2, #0]
 8003e36:	e01d      	b.n	8003e74 <HAL_RCC_OscConfig+0xcc>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e40:	d10c      	bne.n	8003e5c <HAL_RCC_OscConfig+0xb4>
 8003e42:	4b76      	ldr	r3, [pc, #472]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a75      	ldr	r2, [pc, #468]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e4c:	6013      	str	r3, [r2, #0]
 8003e4e:	4b73      	ldr	r3, [pc, #460]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a72      	ldr	r2, [pc, #456]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e58:	6013      	str	r3, [r2, #0]
 8003e5a:	e00b      	b.n	8003e74 <HAL_RCC_OscConfig+0xcc>
 8003e5c:	4b6f      	ldr	r3, [pc, #444]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a6e      	ldr	r2, [pc, #440]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	4b6c      	ldr	r3, [pc, #432]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a6b      	ldr	r2, [pc, #428]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d013      	beq.n	8003ea4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7c:	f7fe fd14 	bl	80028a8 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e84:	f7fe fd10 	bl	80028a8 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b64      	cmp	r3, #100	; 0x64
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e21f      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e96:	4b61      	ldr	r3, [pc, #388]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0f0      	beq.n	8003e84 <HAL_RCC_OscConfig+0xdc>
 8003ea2:	e014      	b.n	8003ece <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7fe fd00 	bl	80028a8 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003eac:	f7fe fcfc 	bl	80028a8 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	; 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e20b      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ebe:	4b57      	ldr	r3, [pc, #348]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x104>
 8003eca:	e000      	b.n	8003ece <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d06f      	beq.n	8003fba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003eda:	4b50      	ldr	r3, [pc, #320]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 030c 	and.w	r3, r3, #12
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d017      	beq.n	8003f16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ee6:	4b4d      	ldr	r3, [pc, #308]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	d105      	bne.n	8003efe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ef2:	4b4a      	ldr	r3, [pc, #296]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00b      	beq.n	8003f16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003efe:	4b47      	ldr	r3, [pc, #284]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003f06:	2b0c      	cmp	r3, #12
 8003f08:	d11c      	bne.n	8003f44 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f0a:	4b44      	ldr	r3, [pc, #272]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d116      	bne.n	8003f44 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f16:	4b41      	ldr	r3, [pc, #260]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d005      	beq.n	8003f2e <HAL_RCC_OscConfig+0x186>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d001      	beq.n	8003f2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e1d3      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f2e:	4b3b      	ldr	r3, [pc, #236]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	4937      	ldr	r1, [pc, #220]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f42:	e03a      	b.n	8003fba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d020      	beq.n	8003f8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f4c:	4b34      	ldr	r3, [pc, #208]	; (8004020 <HAL_RCC_OscConfig+0x278>)
 8003f4e:	2201      	movs	r2, #1
 8003f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f52:	f7fe fca9 	bl	80028a8 <HAL_GetTick>
 8003f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f58:	e008      	b.n	8003f6c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f5a:	f7fe fca5 	bl	80028a8 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e1b4      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f6c:	4b2b      	ldr	r3, [pc, #172]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0f0      	beq.n	8003f5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f78:	4b28      	ldr	r3, [pc, #160]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	00db      	lsls	r3, r3, #3
 8003f86:	4925      	ldr	r1, [pc, #148]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	600b      	str	r3, [r1, #0]
 8003f8c:	e015      	b.n	8003fba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f8e:	4b24      	ldr	r3, [pc, #144]	; (8004020 <HAL_RCC_OscConfig+0x278>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f94:	f7fe fc88 	bl	80028a8 <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f9c:	f7fe fc84 	bl	80028a8 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e193      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fae:	4b1b      	ldr	r3, [pc, #108]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f0      	bne.n	8003f9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0308 	and.w	r3, r3, #8
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d036      	beq.n	8004034 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d016      	beq.n	8003ffc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fce:	4b15      	ldr	r3, [pc, #84]	; (8004024 <HAL_RCC_OscConfig+0x27c>)
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd4:	f7fe fc68 	bl	80028a8 <HAL_GetTick>
 8003fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fda:	e008      	b.n	8003fee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fdc:	f7fe fc64 	bl	80028a8 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e173      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fee:	4b0b      	ldr	r3, [pc, #44]	; (800401c <HAL_RCC_OscConfig+0x274>)
 8003ff0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ff2:	f003 0302 	and.w	r3, r3, #2
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d0f0      	beq.n	8003fdc <HAL_RCC_OscConfig+0x234>
 8003ffa:	e01b      	b.n	8004034 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ffc:	4b09      	ldr	r3, [pc, #36]	; (8004024 <HAL_RCC_OscConfig+0x27c>)
 8003ffe:	2200      	movs	r2, #0
 8004000:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004002:	f7fe fc51 	bl	80028a8 <HAL_GetTick>
 8004006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004008:	e00e      	b.n	8004028 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800400a:	f7fe fc4d 	bl	80028a8 <HAL_GetTick>
 800400e:	4602      	mov	r2, r0
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	1ad3      	subs	r3, r2, r3
 8004014:	2b02      	cmp	r3, #2
 8004016:	d907      	bls.n	8004028 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004018:	2303      	movs	r3, #3
 800401a:	e15c      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
 800401c:	40023800 	.word	0x40023800
 8004020:	42470000 	.word	0x42470000
 8004024:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004028:	4b8a      	ldr	r3, [pc, #552]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800402a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800402c:	f003 0302 	and.w	r3, r3, #2
 8004030:	2b00      	cmp	r3, #0
 8004032:	d1ea      	bne.n	800400a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 8097 	beq.w	8004170 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004042:	2300      	movs	r3, #0
 8004044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004046:	4b83      	ldr	r3, [pc, #524]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10f      	bne.n	8004072 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004052:	2300      	movs	r3, #0
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	4b7f      	ldr	r3, [pc, #508]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	4a7e      	ldr	r2, [pc, #504]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800405c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004060:	6413      	str	r3, [r2, #64]	; 0x40
 8004062:	4b7c      	ldr	r3, [pc, #496]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800406a:	60bb      	str	r3, [r7, #8]
 800406c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800406e:	2301      	movs	r3, #1
 8004070:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004072:	4b79      	ldr	r3, [pc, #484]	; (8004258 <HAL_RCC_OscConfig+0x4b0>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800407a:	2b00      	cmp	r3, #0
 800407c:	d118      	bne.n	80040b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800407e:	4b76      	ldr	r3, [pc, #472]	; (8004258 <HAL_RCC_OscConfig+0x4b0>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a75      	ldr	r2, [pc, #468]	; (8004258 <HAL_RCC_OscConfig+0x4b0>)
 8004084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800408a:	f7fe fc0d 	bl	80028a8 <HAL_GetTick>
 800408e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004090:	e008      	b.n	80040a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004092:	f7fe fc09 	bl	80028a8 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d901      	bls.n	80040a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e118      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a4:	4b6c      	ldr	r3, [pc, #432]	; (8004258 <HAL_RCC_OscConfig+0x4b0>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d0f0      	beq.n	8004092 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d106      	bne.n	80040c6 <HAL_RCC_OscConfig+0x31e>
 80040b8:	4b66      	ldr	r3, [pc, #408]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040bc:	4a65      	ldr	r2, [pc, #404]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	6713      	str	r3, [r2, #112]	; 0x70
 80040c4:	e01c      	b.n	8004100 <HAL_RCC_OscConfig+0x358>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	2b05      	cmp	r3, #5
 80040cc:	d10c      	bne.n	80040e8 <HAL_RCC_OscConfig+0x340>
 80040ce:	4b61      	ldr	r3, [pc, #388]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040d2:	4a60      	ldr	r2, [pc, #384]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040d4:	f043 0304 	orr.w	r3, r3, #4
 80040d8:	6713      	str	r3, [r2, #112]	; 0x70
 80040da:	4b5e      	ldr	r3, [pc, #376]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040de:	4a5d      	ldr	r2, [pc, #372]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040e0:	f043 0301 	orr.w	r3, r3, #1
 80040e4:	6713      	str	r3, [r2, #112]	; 0x70
 80040e6:	e00b      	b.n	8004100 <HAL_RCC_OscConfig+0x358>
 80040e8:	4b5a      	ldr	r3, [pc, #360]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ec:	4a59      	ldr	r2, [pc, #356]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040ee:	f023 0301 	bic.w	r3, r3, #1
 80040f2:	6713      	str	r3, [r2, #112]	; 0x70
 80040f4:	4b57      	ldr	r3, [pc, #348]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f8:	4a56      	ldr	r2, [pc, #344]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80040fa:	f023 0304 	bic.w	r3, r3, #4
 80040fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d015      	beq.n	8004134 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004108:	f7fe fbce 	bl	80028a8 <HAL_GetTick>
 800410c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800410e:	e00a      	b.n	8004126 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004110:	f7fe fbca 	bl	80028a8 <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	f241 3288 	movw	r2, #5000	; 0x1388
 800411e:	4293      	cmp	r3, r2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e0d7      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004126:	4b4b      	ldr	r3, [pc, #300]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d0ee      	beq.n	8004110 <HAL_RCC_OscConfig+0x368>
 8004132:	e014      	b.n	800415e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004134:	f7fe fbb8 	bl	80028a8 <HAL_GetTick>
 8004138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800413a:	e00a      	b.n	8004152 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800413c:	f7fe fbb4 	bl	80028a8 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	f241 3288 	movw	r2, #5000	; 0x1388
 800414a:	4293      	cmp	r3, r2
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e0c1      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004152:	4b40      	ldr	r3, [pc, #256]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1ee      	bne.n	800413c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800415e:	7dfb      	ldrb	r3, [r7, #23]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d105      	bne.n	8004170 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004164:	4b3b      	ldr	r3, [pc, #236]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 8004166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004168:	4a3a      	ldr	r2, [pc, #232]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800416a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800416e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	2b00      	cmp	r3, #0
 8004176:	f000 80ad 	beq.w	80042d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800417a:	4b36      	ldr	r3, [pc, #216]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f003 030c 	and.w	r3, r3, #12
 8004182:	2b08      	cmp	r3, #8
 8004184:	d060      	beq.n	8004248 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	2b02      	cmp	r3, #2
 800418c:	d145      	bne.n	800421a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800418e:	4b33      	ldr	r3, [pc, #204]	; (800425c <HAL_RCC_OscConfig+0x4b4>)
 8004190:	2200      	movs	r2, #0
 8004192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004194:	f7fe fb88 	bl	80028a8 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800419c:	f7fe fb84 	bl	80028a8 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e093      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ae:	4b29      	ldr	r3, [pc, #164]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1f0      	bne.n	800419c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	69da      	ldr	r2, [r3, #28]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	431a      	orrs	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c8:	019b      	lsls	r3, r3, #6
 80041ca:	431a      	orrs	r2, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d0:	085b      	lsrs	r3, r3, #1
 80041d2:	3b01      	subs	r3, #1
 80041d4:	041b      	lsls	r3, r3, #16
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041dc:	061b      	lsls	r3, r3, #24
 80041de:	431a      	orrs	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e4:	071b      	lsls	r3, r3, #28
 80041e6:	491b      	ldr	r1, [pc, #108]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041ec:	4b1b      	ldr	r3, [pc, #108]	; (800425c <HAL_RCC_OscConfig+0x4b4>)
 80041ee:	2201      	movs	r2, #1
 80041f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f2:	f7fe fb59 	bl	80028a8 <HAL_GetTick>
 80041f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041f8:	e008      	b.n	800420c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041fa:	f7fe fb55 	bl	80028a8 <HAL_GetTick>
 80041fe:	4602      	mov	r2, r0
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	1ad3      	subs	r3, r2, r3
 8004204:	2b02      	cmp	r3, #2
 8004206:	d901      	bls.n	800420c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e064      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800420c:	4b11      	ldr	r3, [pc, #68]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d0f0      	beq.n	80041fa <HAL_RCC_OscConfig+0x452>
 8004218:	e05c      	b.n	80042d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800421a:	4b10      	ldr	r3, [pc, #64]	; (800425c <HAL_RCC_OscConfig+0x4b4>)
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004220:	f7fe fb42 	bl	80028a8 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004228:	f7fe fb3e 	bl	80028a8 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e04d      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800423a:	4b06      	ldr	r3, [pc, #24]	; (8004254 <HAL_RCC_OscConfig+0x4ac>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1f0      	bne.n	8004228 <HAL_RCC_OscConfig+0x480>
 8004246:	e045      	b.n	80042d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d107      	bne.n	8004260 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e040      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
 8004254:	40023800 	.word	0x40023800
 8004258:	40007000 	.word	0x40007000
 800425c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004260:	4b1f      	ldr	r3, [pc, #124]	; (80042e0 <HAL_RCC_OscConfig+0x538>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d030      	beq.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004278:	429a      	cmp	r2, r3
 800427a:	d129      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004286:	429a      	cmp	r2, r3
 8004288:	d122      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004290:	4013      	ands	r3, r2
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004296:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004298:	4293      	cmp	r3, r2
 800429a:	d119      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a6:	085b      	lsrs	r3, r3, #1
 80042a8:	3b01      	subs	r3, #1
 80042aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d10f      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042bc:	429a      	cmp	r2, r3
 80042be:	d107      	bne.n	80042d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d001      	beq.n	80042d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e000      	b.n	80042d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3718      	adds	r7, #24
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	40023800 	.word	0x40023800

080042e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e03f      	b.n	8004376 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d106      	bne.n	8004310 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f7fd fed8 	bl	80020c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2224      	movs	r2, #36	; 0x24
 8004314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004326:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f000 f929 	bl	8004580 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	691a      	ldr	r2, [r3, #16]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800433c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800434c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68da      	ldr	r2, [r3, #12]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800435c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2220      	movs	r2, #32
 8004370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3708      	adds	r7, #8
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b08a      	sub	sp, #40	; 0x28
 8004382:	af02      	add	r7, sp, #8
 8004384:	60f8      	str	r0, [r7, #12]
 8004386:	60b9      	str	r1, [r7, #8]
 8004388:	603b      	str	r3, [r7, #0]
 800438a:	4613      	mov	r3, r2
 800438c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800438e:	2300      	movs	r3, #0
 8004390:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b20      	cmp	r3, #32
 800439c:	d17c      	bne.n	8004498 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d002      	beq.n	80043aa <HAL_UART_Transmit+0x2c>
 80043a4:	88fb      	ldrh	r3, [r7, #6]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e075      	b.n	800449a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d101      	bne.n	80043bc <HAL_UART_Transmit+0x3e>
 80043b8:	2302      	movs	r3, #2
 80043ba:	e06e      	b.n	800449a <HAL_UART_Transmit+0x11c>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2221      	movs	r2, #33	; 0x21
 80043ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043d2:	f7fe fa69 	bl	80028a8 <HAL_GetTick>
 80043d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	88fa      	ldrh	r2, [r7, #6]
 80043dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	88fa      	ldrh	r2, [r7, #6]
 80043e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ec:	d108      	bne.n	8004400 <HAL_UART_Transmit+0x82>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d104      	bne.n	8004400 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80043f6:	2300      	movs	r3, #0
 80043f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	61bb      	str	r3, [r7, #24]
 80043fe:	e003      	b.n	8004408 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004404:	2300      	movs	r3, #0
 8004406:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004410:	e02a      	b.n	8004468 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2200      	movs	r2, #0
 800441a:	2180      	movs	r1, #128	; 0x80
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 f840 	bl	80044a2 <UART_WaitOnFlagUntilTimeout>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e036      	b.n	800449a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10b      	bne.n	800444a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	881b      	ldrh	r3, [r3, #0]
 8004436:	461a      	mov	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004440:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	3302      	adds	r3, #2
 8004446:	61bb      	str	r3, [r7, #24]
 8004448:	e007      	b.n	800445a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	781a      	ldrb	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	3301      	adds	r3, #1
 8004458:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800445e:	b29b      	uxth	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	b29a      	uxth	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1cf      	bne.n	8004412 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	9300      	str	r3, [sp, #0]
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2200      	movs	r2, #0
 800447a:	2140      	movs	r1, #64	; 0x40
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f000 f810 	bl	80044a2 <UART_WaitOnFlagUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e006      	b.n	800449a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2220      	movs	r2, #32
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004494:	2300      	movs	r3, #0
 8004496:	e000      	b.n	800449a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004498:	2302      	movs	r3, #2
  }
}
 800449a:	4618      	mov	r0, r3
 800449c:	3720      	adds	r7, #32
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b090      	sub	sp, #64	; 0x40
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	60f8      	str	r0, [r7, #12]
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	603b      	str	r3, [r7, #0]
 80044ae:	4613      	mov	r3, r2
 80044b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044b2:	e050      	b.n	8004556 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ba:	d04c      	beq.n	8004556 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80044bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d007      	beq.n	80044d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80044c2:	f7fe f9f1 	bl	80028a8 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d241      	bcs.n	8004556 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044dc:	e853 3f00 	ldrex	r3, [r3]
 80044e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	330c      	adds	r3, #12
 80044f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044f2:	637a      	str	r2, [r7, #52]	; 0x34
 80044f4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80044f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044fa:	e841 2300 	strex	r3, r2, [r1]
 80044fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1e5      	bne.n	80044d2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	3314      	adds	r3, #20
 800450c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	e853 3f00 	ldrex	r3, [r3]
 8004514:	613b      	str	r3, [r7, #16]
   return(result);
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f023 0301 	bic.w	r3, r3, #1
 800451c:	63bb      	str	r3, [r7, #56]	; 0x38
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	3314      	adds	r3, #20
 8004524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004526:	623a      	str	r2, [r7, #32]
 8004528:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	69f9      	ldr	r1, [r7, #28]
 800452c:	6a3a      	ldr	r2, [r7, #32]
 800452e:	e841 2300 	strex	r3, r2, [r1]
 8004532:	61bb      	str	r3, [r7, #24]
   return(result);
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1e5      	bne.n	8004506 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2220      	movs	r2, #32
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2220      	movs	r2, #32
 8004546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e00f      	b.n	8004576 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	4013      	ands	r3, r2
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	429a      	cmp	r2, r3
 8004564:	bf0c      	ite	eq
 8004566:	2301      	moveq	r3, #1
 8004568:	2300      	movne	r3, #0
 800456a:	b2db      	uxtb	r3, r3
 800456c:	461a      	mov	r2, r3
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	429a      	cmp	r2, r3
 8004572:	d09f      	beq.n	80044b4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3740      	adds	r7, #64	; 0x40
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
	...

08004580 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004584:	b0c0      	sub	sp, #256	; 0x100
 8004586:	af00      	add	r7, sp, #0
 8004588:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800458c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800459c:	68d9      	ldr	r1, [r3, #12]
 800459e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	ea40 0301 	orr.w	r3, r0, r1
 80045a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	431a      	orrs	r2, r3
 80045b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	431a      	orrs	r2, r3
 80045c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045c4:	69db      	ldr	r3, [r3, #28]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80045cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80045d8:	f021 010c 	bic.w	r1, r1, #12
 80045dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80045e6:	430b      	orrs	r3, r1
 80045e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80045f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045fa:	6999      	ldr	r1, [r3, #24]
 80045fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	ea40 0301 	orr.w	r3, r0, r1
 8004606:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	4b8f      	ldr	r3, [pc, #572]	; (800484c <UART_SetConfig+0x2cc>)
 8004610:	429a      	cmp	r2, r3
 8004612:	d005      	beq.n	8004620 <UART_SetConfig+0xa0>
 8004614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	4b8d      	ldr	r3, [pc, #564]	; (8004850 <UART_SetConfig+0x2d0>)
 800461c:	429a      	cmp	r2, r3
 800461e:	d104      	bne.n	800462a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004620:	f7fe fe54 	bl	80032cc <HAL_RCC_GetPCLK2Freq>
 8004624:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004628:	e003      	b.n	8004632 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800462a:	f7fe fe3b 	bl	80032a4 <HAL_RCC_GetPCLK1Freq>
 800462e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004636:	69db      	ldr	r3, [r3, #28]
 8004638:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800463c:	f040 810c 	bne.w	8004858 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004640:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004644:	2200      	movs	r2, #0
 8004646:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800464a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800464e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004652:	4622      	mov	r2, r4
 8004654:	462b      	mov	r3, r5
 8004656:	1891      	adds	r1, r2, r2
 8004658:	65b9      	str	r1, [r7, #88]	; 0x58
 800465a:	415b      	adcs	r3, r3
 800465c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800465e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004662:	4621      	mov	r1, r4
 8004664:	eb12 0801 	adds.w	r8, r2, r1
 8004668:	4629      	mov	r1, r5
 800466a:	eb43 0901 	adc.w	r9, r3, r1
 800466e:	f04f 0200 	mov.w	r2, #0
 8004672:	f04f 0300 	mov.w	r3, #0
 8004676:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800467a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800467e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004682:	4690      	mov	r8, r2
 8004684:	4699      	mov	r9, r3
 8004686:	4623      	mov	r3, r4
 8004688:	eb18 0303 	adds.w	r3, r8, r3
 800468c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004690:	462b      	mov	r3, r5
 8004692:	eb49 0303 	adc.w	r3, r9, r3
 8004696:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800469a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80046a6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80046aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80046ae:	460b      	mov	r3, r1
 80046b0:	18db      	adds	r3, r3, r3
 80046b2:	653b      	str	r3, [r7, #80]	; 0x50
 80046b4:	4613      	mov	r3, r2
 80046b6:	eb42 0303 	adc.w	r3, r2, r3
 80046ba:	657b      	str	r3, [r7, #84]	; 0x54
 80046bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80046c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80046c4:	f7fb fdf4 	bl	80002b0 <__aeabi_uldivmod>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	4b61      	ldr	r3, [pc, #388]	; (8004854 <UART_SetConfig+0x2d4>)
 80046ce:	fba3 2302 	umull	r2, r3, r3, r2
 80046d2:	095b      	lsrs	r3, r3, #5
 80046d4:	011c      	lsls	r4, r3, #4
 80046d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046da:	2200      	movs	r2, #0
 80046dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046e0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80046e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80046e8:	4642      	mov	r2, r8
 80046ea:	464b      	mov	r3, r9
 80046ec:	1891      	adds	r1, r2, r2
 80046ee:	64b9      	str	r1, [r7, #72]	; 0x48
 80046f0:	415b      	adcs	r3, r3
 80046f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80046f8:	4641      	mov	r1, r8
 80046fa:	eb12 0a01 	adds.w	sl, r2, r1
 80046fe:	4649      	mov	r1, r9
 8004700:	eb43 0b01 	adc.w	fp, r3, r1
 8004704:	f04f 0200 	mov.w	r2, #0
 8004708:	f04f 0300 	mov.w	r3, #0
 800470c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004710:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004714:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004718:	4692      	mov	sl, r2
 800471a:	469b      	mov	fp, r3
 800471c:	4643      	mov	r3, r8
 800471e:	eb1a 0303 	adds.w	r3, sl, r3
 8004722:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004726:	464b      	mov	r3, r9
 8004728:	eb4b 0303 	adc.w	r3, fp, r3
 800472c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800473c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004740:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004744:	460b      	mov	r3, r1
 8004746:	18db      	adds	r3, r3, r3
 8004748:	643b      	str	r3, [r7, #64]	; 0x40
 800474a:	4613      	mov	r3, r2
 800474c:	eb42 0303 	adc.w	r3, r2, r3
 8004750:	647b      	str	r3, [r7, #68]	; 0x44
 8004752:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004756:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800475a:	f7fb fda9 	bl	80002b0 <__aeabi_uldivmod>
 800475e:	4602      	mov	r2, r0
 8004760:	460b      	mov	r3, r1
 8004762:	4611      	mov	r1, r2
 8004764:	4b3b      	ldr	r3, [pc, #236]	; (8004854 <UART_SetConfig+0x2d4>)
 8004766:	fba3 2301 	umull	r2, r3, r3, r1
 800476a:	095b      	lsrs	r3, r3, #5
 800476c:	2264      	movs	r2, #100	; 0x64
 800476e:	fb02 f303 	mul.w	r3, r2, r3
 8004772:	1acb      	subs	r3, r1, r3
 8004774:	00db      	lsls	r3, r3, #3
 8004776:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800477a:	4b36      	ldr	r3, [pc, #216]	; (8004854 <UART_SetConfig+0x2d4>)
 800477c:	fba3 2302 	umull	r2, r3, r3, r2
 8004780:	095b      	lsrs	r3, r3, #5
 8004782:	005b      	lsls	r3, r3, #1
 8004784:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004788:	441c      	add	r4, r3
 800478a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800478e:	2200      	movs	r2, #0
 8004790:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004794:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004798:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800479c:	4642      	mov	r2, r8
 800479e:	464b      	mov	r3, r9
 80047a0:	1891      	adds	r1, r2, r2
 80047a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80047a4:	415b      	adcs	r3, r3
 80047a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80047ac:	4641      	mov	r1, r8
 80047ae:	1851      	adds	r1, r2, r1
 80047b0:	6339      	str	r1, [r7, #48]	; 0x30
 80047b2:	4649      	mov	r1, r9
 80047b4:	414b      	adcs	r3, r1
 80047b6:	637b      	str	r3, [r7, #52]	; 0x34
 80047b8:	f04f 0200 	mov.w	r2, #0
 80047bc:	f04f 0300 	mov.w	r3, #0
 80047c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80047c4:	4659      	mov	r1, fp
 80047c6:	00cb      	lsls	r3, r1, #3
 80047c8:	4651      	mov	r1, sl
 80047ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047ce:	4651      	mov	r1, sl
 80047d0:	00ca      	lsls	r2, r1, #3
 80047d2:	4610      	mov	r0, r2
 80047d4:	4619      	mov	r1, r3
 80047d6:	4603      	mov	r3, r0
 80047d8:	4642      	mov	r2, r8
 80047da:	189b      	adds	r3, r3, r2
 80047dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80047e0:	464b      	mov	r3, r9
 80047e2:	460a      	mov	r2, r1
 80047e4:	eb42 0303 	adc.w	r3, r2, r3
 80047e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80047ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80047f8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80047fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004800:	460b      	mov	r3, r1
 8004802:	18db      	adds	r3, r3, r3
 8004804:	62bb      	str	r3, [r7, #40]	; 0x28
 8004806:	4613      	mov	r3, r2
 8004808:	eb42 0303 	adc.w	r3, r2, r3
 800480c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800480e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004812:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004816:	f7fb fd4b 	bl	80002b0 <__aeabi_uldivmod>
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	4b0d      	ldr	r3, [pc, #52]	; (8004854 <UART_SetConfig+0x2d4>)
 8004820:	fba3 1302 	umull	r1, r3, r3, r2
 8004824:	095b      	lsrs	r3, r3, #5
 8004826:	2164      	movs	r1, #100	; 0x64
 8004828:	fb01 f303 	mul.w	r3, r1, r3
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	00db      	lsls	r3, r3, #3
 8004830:	3332      	adds	r3, #50	; 0x32
 8004832:	4a08      	ldr	r2, [pc, #32]	; (8004854 <UART_SetConfig+0x2d4>)
 8004834:	fba2 2303 	umull	r2, r3, r2, r3
 8004838:	095b      	lsrs	r3, r3, #5
 800483a:	f003 0207 	and.w	r2, r3, #7
 800483e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4422      	add	r2, r4
 8004846:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004848:	e106      	b.n	8004a58 <UART_SetConfig+0x4d8>
 800484a:	bf00      	nop
 800484c:	40011000 	.word	0x40011000
 8004850:	40011400 	.word	0x40011400
 8004854:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004858:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800485c:	2200      	movs	r2, #0
 800485e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004862:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004866:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800486a:	4642      	mov	r2, r8
 800486c:	464b      	mov	r3, r9
 800486e:	1891      	adds	r1, r2, r2
 8004870:	6239      	str	r1, [r7, #32]
 8004872:	415b      	adcs	r3, r3
 8004874:	627b      	str	r3, [r7, #36]	; 0x24
 8004876:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800487a:	4641      	mov	r1, r8
 800487c:	1854      	adds	r4, r2, r1
 800487e:	4649      	mov	r1, r9
 8004880:	eb43 0501 	adc.w	r5, r3, r1
 8004884:	f04f 0200 	mov.w	r2, #0
 8004888:	f04f 0300 	mov.w	r3, #0
 800488c:	00eb      	lsls	r3, r5, #3
 800488e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004892:	00e2      	lsls	r2, r4, #3
 8004894:	4614      	mov	r4, r2
 8004896:	461d      	mov	r5, r3
 8004898:	4643      	mov	r3, r8
 800489a:	18e3      	adds	r3, r4, r3
 800489c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80048a0:	464b      	mov	r3, r9
 80048a2:	eb45 0303 	adc.w	r3, r5, r3
 80048a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80048aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80048b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80048ba:	f04f 0200 	mov.w	r2, #0
 80048be:	f04f 0300 	mov.w	r3, #0
 80048c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80048c6:	4629      	mov	r1, r5
 80048c8:	008b      	lsls	r3, r1, #2
 80048ca:	4621      	mov	r1, r4
 80048cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048d0:	4621      	mov	r1, r4
 80048d2:	008a      	lsls	r2, r1, #2
 80048d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80048d8:	f7fb fcea 	bl	80002b0 <__aeabi_uldivmod>
 80048dc:	4602      	mov	r2, r0
 80048de:	460b      	mov	r3, r1
 80048e0:	4b60      	ldr	r3, [pc, #384]	; (8004a64 <UART_SetConfig+0x4e4>)
 80048e2:	fba3 2302 	umull	r2, r3, r3, r2
 80048e6:	095b      	lsrs	r3, r3, #5
 80048e8:	011c      	lsls	r4, r3, #4
 80048ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048ee:	2200      	movs	r2, #0
 80048f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80048f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80048f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80048fc:	4642      	mov	r2, r8
 80048fe:	464b      	mov	r3, r9
 8004900:	1891      	adds	r1, r2, r2
 8004902:	61b9      	str	r1, [r7, #24]
 8004904:	415b      	adcs	r3, r3
 8004906:	61fb      	str	r3, [r7, #28]
 8004908:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800490c:	4641      	mov	r1, r8
 800490e:	1851      	adds	r1, r2, r1
 8004910:	6139      	str	r1, [r7, #16]
 8004912:	4649      	mov	r1, r9
 8004914:	414b      	adcs	r3, r1
 8004916:	617b      	str	r3, [r7, #20]
 8004918:	f04f 0200 	mov.w	r2, #0
 800491c:	f04f 0300 	mov.w	r3, #0
 8004920:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004924:	4659      	mov	r1, fp
 8004926:	00cb      	lsls	r3, r1, #3
 8004928:	4651      	mov	r1, sl
 800492a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800492e:	4651      	mov	r1, sl
 8004930:	00ca      	lsls	r2, r1, #3
 8004932:	4610      	mov	r0, r2
 8004934:	4619      	mov	r1, r3
 8004936:	4603      	mov	r3, r0
 8004938:	4642      	mov	r2, r8
 800493a:	189b      	adds	r3, r3, r2
 800493c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004940:	464b      	mov	r3, r9
 8004942:	460a      	mov	r2, r1
 8004944:	eb42 0303 	adc.w	r3, r2, r3
 8004948:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800494c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	67bb      	str	r3, [r7, #120]	; 0x78
 8004956:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004958:	f04f 0200 	mov.w	r2, #0
 800495c:	f04f 0300 	mov.w	r3, #0
 8004960:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004964:	4649      	mov	r1, r9
 8004966:	008b      	lsls	r3, r1, #2
 8004968:	4641      	mov	r1, r8
 800496a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800496e:	4641      	mov	r1, r8
 8004970:	008a      	lsls	r2, r1, #2
 8004972:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004976:	f7fb fc9b 	bl	80002b0 <__aeabi_uldivmod>
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	4611      	mov	r1, r2
 8004980:	4b38      	ldr	r3, [pc, #224]	; (8004a64 <UART_SetConfig+0x4e4>)
 8004982:	fba3 2301 	umull	r2, r3, r3, r1
 8004986:	095b      	lsrs	r3, r3, #5
 8004988:	2264      	movs	r2, #100	; 0x64
 800498a:	fb02 f303 	mul.w	r3, r2, r3
 800498e:	1acb      	subs	r3, r1, r3
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	3332      	adds	r3, #50	; 0x32
 8004994:	4a33      	ldr	r2, [pc, #204]	; (8004a64 <UART_SetConfig+0x4e4>)
 8004996:	fba2 2303 	umull	r2, r3, r2, r3
 800499a:	095b      	lsrs	r3, r3, #5
 800499c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049a0:	441c      	add	r4, r3
 80049a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049a6:	2200      	movs	r2, #0
 80049a8:	673b      	str	r3, [r7, #112]	; 0x70
 80049aa:	677a      	str	r2, [r7, #116]	; 0x74
 80049ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80049b0:	4642      	mov	r2, r8
 80049b2:	464b      	mov	r3, r9
 80049b4:	1891      	adds	r1, r2, r2
 80049b6:	60b9      	str	r1, [r7, #8]
 80049b8:	415b      	adcs	r3, r3
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049c0:	4641      	mov	r1, r8
 80049c2:	1851      	adds	r1, r2, r1
 80049c4:	6039      	str	r1, [r7, #0]
 80049c6:	4649      	mov	r1, r9
 80049c8:	414b      	adcs	r3, r1
 80049ca:	607b      	str	r3, [r7, #4]
 80049cc:	f04f 0200 	mov.w	r2, #0
 80049d0:	f04f 0300 	mov.w	r3, #0
 80049d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80049d8:	4659      	mov	r1, fp
 80049da:	00cb      	lsls	r3, r1, #3
 80049dc:	4651      	mov	r1, sl
 80049de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049e2:	4651      	mov	r1, sl
 80049e4:	00ca      	lsls	r2, r1, #3
 80049e6:	4610      	mov	r0, r2
 80049e8:	4619      	mov	r1, r3
 80049ea:	4603      	mov	r3, r0
 80049ec:	4642      	mov	r2, r8
 80049ee:	189b      	adds	r3, r3, r2
 80049f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80049f2:	464b      	mov	r3, r9
 80049f4:	460a      	mov	r2, r1
 80049f6:	eb42 0303 	adc.w	r3, r2, r3
 80049fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80049fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	663b      	str	r3, [r7, #96]	; 0x60
 8004a06:	667a      	str	r2, [r7, #100]	; 0x64
 8004a08:	f04f 0200 	mov.w	r2, #0
 8004a0c:	f04f 0300 	mov.w	r3, #0
 8004a10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004a14:	4649      	mov	r1, r9
 8004a16:	008b      	lsls	r3, r1, #2
 8004a18:	4641      	mov	r1, r8
 8004a1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a1e:	4641      	mov	r1, r8
 8004a20:	008a      	lsls	r2, r1, #2
 8004a22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004a26:	f7fb fc43 	bl	80002b0 <__aeabi_uldivmod>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	4b0d      	ldr	r3, [pc, #52]	; (8004a64 <UART_SetConfig+0x4e4>)
 8004a30:	fba3 1302 	umull	r1, r3, r3, r2
 8004a34:	095b      	lsrs	r3, r3, #5
 8004a36:	2164      	movs	r1, #100	; 0x64
 8004a38:	fb01 f303 	mul.w	r3, r1, r3
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	011b      	lsls	r3, r3, #4
 8004a40:	3332      	adds	r3, #50	; 0x32
 8004a42:	4a08      	ldr	r2, [pc, #32]	; (8004a64 <UART_SetConfig+0x4e4>)
 8004a44:	fba2 2303 	umull	r2, r3, r2, r3
 8004a48:	095b      	lsrs	r3, r3, #5
 8004a4a:	f003 020f 	and.w	r2, r3, #15
 8004a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4422      	add	r2, r4
 8004a56:	609a      	str	r2, [r3, #8]
}
 8004a58:	bf00      	nop
 8004a5a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a64:	51eb851f 	.word	0x51eb851f

08004a68 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004a68:	b084      	sub	sp, #16
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b084      	sub	sp, #16
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
 8004a72:	f107 001c 	add.w	r0, r7, #28
 8004a76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d122      	bne.n	8004ac6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a84:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004a94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004aa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d105      	bne.n	8004aba <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f000 fa9c 	bl	8004ff8 <USB_CoreReset>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	73fb      	strb	r3, [r7, #15]
 8004ac4:	e01a      	b.n	8004afc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 fa90 	bl	8004ff8 <USB_CoreReset>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004adc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d106      	bne.n	8004af0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	639a      	str	r2, [r3, #56]	; 0x38
 8004aee:	e005      	b.n	8004afc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d10b      	bne.n	8004b1a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f043 0206 	orr.w	r2, r3, #6
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f043 0220 	orr.w	r2, r3, #32
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b26:	b004      	add	sp, #16
 8004b28:	4770      	bx	lr

08004b2a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004b2a:	b480      	push	{r7}
 8004b2c:	b083      	sub	sp, #12
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	f023 0201 	bic.w	r2, r3, #1
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	460b      	mov	r3, r1
 8004b56:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004b68:	78fb      	ldrb	r3, [r7, #3]
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d115      	bne.n	8004b9a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004b7a:	2001      	movs	r0, #1
 8004b7c:	f7fd fea0 	bl	80028c0 <HAL_Delay>
      ms++;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	3301      	adds	r3, #1
 8004b84:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 fa28 	bl	8004fdc <USB_GetMode>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d01e      	beq.n	8004bd0 <USB_SetCurrentMode+0x84>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2b31      	cmp	r3, #49	; 0x31
 8004b96:	d9f0      	bls.n	8004b7a <USB_SetCurrentMode+0x2e>
 8004b98:	e01a      	b.n	8004bd0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004b9a:	78fb      	ldrb	r3, [r7, #3]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d115      	bne.n	8004bcc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004bac:	2001      	movs	r0, #1
 8004bae:	f7fd fe87 	bl	80028c0 <HAL_Delay>
      ms++;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 fa0f 	bl	8004fdc <USB_GetMode>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <USB_SetCurrentMode+0x84>
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2b31      	cmp	r3, #49	; 0x31
 8004bc8:	d9f0      	bls.n	8004bac <USB_SetCurrentMode+0x60>
 8004bca:	e001      	b.n	8004bd0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e005      	b.n	8004bdc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b32      	cmp	r3, #50	; 0x32
 8004bd4:	d101      	bne.n	8004bda <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e000      	b.n	8004bdc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004be4:	b084      	sub	sp, #16
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b086      	sub	sp, #24
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
 8004bee:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004bf2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004bfe:	2300      	movs	r3, #0
 8004c00:	613b      	str	r3, [r7, #16]
 8004c02:	e009      	b.n	8004c18 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	3340      	adds	r3, #64	; 0x40
 8004c0a:	009b      	lsls	r3, r3, #2
 8004c0c:	4413      	add	r3, r2
 8004c0e:	2200      	movs	r2, #0
 8004c10:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	3301      	adds	r3, #1
 8004c16:	613b      	str	r3, [r7, #16]
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	2b0e      	cmp	r3, #14
 8004c1c:	d9f2      	bls.n	8004c04 <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004c1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d11c      	bne.n	8004c5e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c32:	f043 0302 	orr.w	r3, r3, #2
 8004c36:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c3c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	e005      	b.n	8004c6a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c62:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004c70:	461a      	mov	r2, r3
 8004c72:	2300      	movs	r3, #0
 8004c74:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c84:	461a      	mov	r2, r3
 8004c86:	680b      	ldr	r3, [r1, #0]
 8004c88:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d10c      	bne.n	8004caa <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d104      	bne.n	8004ca0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004c96:	2100      	movs	r1, #0
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 f965 	bl	8004f68 <USB_SetDevSpeed>
 8004c9e:	e008      	b.n	8004cb2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 f960 	bl	8004f68 <USB_SetDevSpeed>
 8004ca8:	e003      	b.n	8004cb2 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004caa:	2103      	movs	r1, #3
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 f95b 	bl	8004f68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004cb2:	2110      	movs	r1, #16
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f000 f8f3 	bl	8004ea0 <USB_FlushTxFifo>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d001      	beq.n	8004cc4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f000 f91f 	bl	8004f08 <USB_FlushRxFifo>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cda:	461a      	mov	r2, r3
 8004cdc:	2300      	movs	r3, #0
 8004cde:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	2300      	movs	r3, #0
 8004cea:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	613b      	str	r3, [r7, #16]
 8004cfc:	e043      	b.n	8004d86 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	015a      	lsls	r2, r3, #5
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	4413      	add	r3, r2
 8004d06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004d10:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004d14:	d118      	bne.n	8004d48 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10a      	bne.n	8004d32 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	015a      	lsls	r2, r3, #5
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	4413      	add	r3, r2
 8004d24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d28:	461a      	mov	r2, r3
 8004d2a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004d2e:	6013      	str	r3, [r2, #0]
 8004d30:	e013      	b.n	8004d5a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	015a      	lsls	r2, r3, #5
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d3e:	461a      	mov	r2, r3
 8004d40:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004d44:	6013      	str	r3, [r2, #0]
 8004d46:	e008      	b.n	8004d5a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	015a      	lsls	r2, r3, #5
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	4413      	add	r3, r2
 8004d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d54:	461a      	mov	r2, r3
 8004d56:	2300      	movs	r3, #0
 8004d58:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	015a      	lsls	r2, r3, #5
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	4413      	add	r3, r2
 8004d62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d66:	461a      	mov	r2, r3
 8004d68:	2300      	movs	r3, #0
 8004d6a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	015a      	lsls	r2, r3, #5
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4413      	add	r3, r2
 8004d74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d78:	461a      	mov	r2, r3
 8004d7a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004d7e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	3301      	adds	r3, #1
 8004d84:	613b      	str	r3, [r7, #16]
 8004d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d3b7      	bcc.n	8004cfe <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d8e:	2300      	movs	r3, #0
 8004d90:	613b      	str	r3, [r7, #16]
 8004d92:	e043      	b.n	8004e1c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004da6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004daa:	d118      	bne.n	8004dde <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d10a      	bne.n	8004dc8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	015a      	lsls	r2, r3, #5
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	4413      	add	r3, r2
 8004dba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004dc4:	6013      	str	r3, [r2, #0]
 8004dc6:	e013      	b.n	8004df0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	015a      	lsls	r2, r3, #5
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	4413      	add	r3, r2
 8004dd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004dda:	6013      	str	r3, [r2, #0]
 8004ddc:	e008      	b.n	8004df0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	015a      	lsls	r2, r3, #5
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4413      	add	r3, r2
 8004de6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dea:	461a      	mov	r2, r3
 8004dec:	2300      	movs	r3, #0
 8004dee:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	015a      	lsls	r2, r3, #5
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	4413      	add	r3, r2
 8004df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	2300      	movs	r3, #0
 8004e00:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	015a      	lsls	r2, r3, #5
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	4413      	add	r3, r2
 8004e0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e0e:	461a      	mov	r2, r3
 8004e10:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004e14:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	613b      	str	r3, [r7, #16]
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d3b7      	bcc.n	8004d94 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e36:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004e44:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d105      	bne.n	8004e58 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	699b      	ldr	r3, [r3, #24]
 8004e50:	f043 0210 	orr.w	r2, r3, #16
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	699a      	ldr	r2, [r3, #24]
 8004e5c:	4b0f      	ldr	r3, [pc, #60]	; (8004e9c <USB_DevInit+0x2b8>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004e64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d005      	beq.n	8004e76 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	f043 0208 	orr.w	r2, r3, #8
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004e76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d107      	bne.n	8004e8c <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004e84:	f043 0304 	orr.w	r3, r3, #4
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004e8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3718      	adds	r7, #24
 8004e92:	46bd      	mov	sp, r7
 8004e94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e98:	b004      	add	sp, #16
 8004e9a:	4770      	bx	lr
 8004e9c:	803c3800 	.word	0x803c3800

08004ea0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b085      	sub	sp, #20
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	4a13      	ldr	r2, [pc, #76]	; (8004f04 <USB_FlushTxFifo+0x64>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d901      	bls.n	8004ec0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e01b      	b.n	8004ef8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	691b      	ldr	r3, [r3, #16]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	daf2      	bge.n	8004eae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	019b      	lsls	r3, r3, #6
 8004ed0:	f043 0220 	orr.w	r2, r3, #32
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	3301      	adds	r3, #1
 8004edc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	4a08      	ldr	r2, [pc, #32]	; (8004f04 <USB_FlushTxFifo+0x64>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d901      	bls.n	8004eea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e006      	b.n	8004ef8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	f003 0320 	and.w	r3, r3, #32
 8004ef2:	2b20      	cmp	r3, #32
 8004ef4:	d0f0      	beq.n	8004ed8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004ef6:	2300      	movs	r3, #0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3714      	adds	r7, #20
 8004efc:	46bd      	mov	sp, r7
 8004efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f02:	4770      	bx	lr
 8004f04:	00030d40 	.word	0x00030d40

08004f08 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b085      	sub	sp, #20
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f10:	2300      	movs	r3, #0
 8004f12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	3301      	adds	r3, #1
 8004f18:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	4a11      	ldr	r2, [pc, #68]	; (8004f64 <USB_FlushRxFifo+0x5c>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d901      	bls.n	8004f26 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e018      	b.n	8004f58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	daf2      	bge.n	8004f14 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2210      	movs	r2, #16
 8004f36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	4a08      	ldr	r2, [pc, #32]	; (8004f64 <USB_FlushRxFifo+0x5c>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d901      	bls.n	8004f4a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e006      	b.n	8004f58 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	f003 0310 	and.w	r3, r3, #16
 8004f52:	2b10      	cmp	r3, #16
 8004f54:	d0f0      	beq.n	8004f38 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3714      	adds	r7, #20
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr
 8004f64:	00030d40 	.word	0x00030d40

08004f68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	460b      	mov	r3, r1
 8004f72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	78fb      	ldrb	r3, [r7, #3]
 8004f82:	68f9      	ldr	r1, [r7, #12]
 8004f84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b085      	sub	sp, #20
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68fa      	ldr	r2, [r7, #12]
 8004fb0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004fb4:	f023 0303 	bic.w	r3, r3, #3
 8004fb8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004fc8:	f043 0302 	orr.w	r3, r3, #2
 8004fcc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3714      	adds	r7, #20
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	f003 0301 	and.w	r3, r3, #1
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005000:	2300      	movs	r3, #0
 8005002:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	3301      	adds	r3, #1
 8005008:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	4a13      	ldr	r2, [pc, #76]	; (800505c <USB_CoreReset+0x64>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d901      	bls.n	8005016 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e01b      	b.n	800504e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	2b00      	cmp	r3, #0
 800501c:	daf2      	bge.n	8005004 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800501e:	2300      	movs	r3, #0
 8005020:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	f043 0201 	orr.w	r2, r3, #1
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	3301      	adds	r3, #1
 8005032:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4a09      	ldr	r2, [pc, #36]	; (800505c <USB_CoreReset+0x64>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d901      	bls.n	8005040 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e006      	b.n	800504e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	f003 0301 	and.w	r3, r3, #1
 8005048:	2b01      	cmp	r3, #1
 800504a:	d0f0      	beq.n	800502e <USB_CoreReset+0x36>

  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3714      	adds	r7, #20
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	00030d40 	.word	0x00030d40

08005060 <__assert_func>:
 8005060:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005062:	4614      	mov	r4, r2
 8005064:	461a      	mov	r2, r3
 8005066:	4b09      	ldr	r3, [pc, #36]	; (800508c <__assert_func+0x2c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4605      	mov	r5, r0
 800506c:	68d8      	ldr	r0, [r3, #12]
 800506e:	b14c      	cbz	r4, 8005084 <__assert_func+0x24>
 8005070:	4b07      	ldr	r3, [pc, #28]	; (8005090 <__assert_func+0x30>)
 8005072:	9100      	str	r1, [sp, #0]
 8005074:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005078:	4906      	ldr	r1, [pc, #24]	; (8005094 <__assert_func+0x34>)
 800507a:	462b      	mov	r3, r5
 800507c:	f000 f8b2 	bl	80051e4 <fiprintf>
 8005080:	f000 fa9d 	bl	80055be <abort>
 8005084:	4b04      	ldr	r3, [pc, #16]	; (8005098 <__assert_func+0x38>)
 8005086:	461c      	mov	r4, r3
 8005088:	e7f3      	b.n	8005072 <__assert_func+0x12>
 800508a:	bf00      	nop
 800508c:	20000068 	.word	0x20000068
 8005090:	080062b6 	.word	0x080062b6
 8005094:	080062c3 	.word	0x080062c3
 8005098:	080062f1 	.word	0x080062f1

0800509c <std>:
 800509c:	2300      	movs	r3, #0
 800509e:	b510      	push	{r4, lr}
 80050a0:	4604      	mov	r4, r0
 80050a2:	e9c0 3300 	strd	r3, r3, [r0]
 80050a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050aa:	6083      	str	r3, [r0, #8]
 80050ac:	8181      	strh	r1, [r0, #12]
 80050ae:	6643      	str	r3, [r0, #100]	; 0x64
 80050b0:	81c2      	strh	r2, [r0, #14]
 80050b2:	6183      	str	r3, [r0, #24]
 80050b4:	4619      	mov	r1, r3
 80050b6:	2208      	movs	r2, #8
 80050b8:	305c      	adds	r0, #92	; 0x5c
 80050ba:	f000 f9f7 	bl	80054ac <memset>
 80050be:	4b0d      	ldr	r3, [pc, #52]	; (80050f4 <std+0x58>)
 80050c0:	6263      	str	r3, [r4, #36]	; 0x24
 80050c2:	4b0d      	ldr	r3, [pc, #52]	; (80050f8 <std+0x5c>)
 80050c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80050c6:	4b0d      	ldr	r3, [pc, #52]	; (80050fc <std+0x60>)
 80050c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050ca:	4b0d      	ldr	r3, [pc, #52]	; (8005100 <std+0x64>)
 80050cc:	6323      	str	r3, [r4, #48]	; 0x30
 80050ce:	4b0d      	ldr	r3, [pc, #52]	; (8005104 <std+0x68>)
 80050d0:	6224      	str	r4, [r4, #32]
 80050d2:	429c      	cmp	r4, r3
 80050d4:	d006      	beq.n	80050e4 <std+0x48>
 80050d6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80050da:	4294      	cmp	r4, r2
 80050dc:	d002      	beq.n	80050e4 <std+0x48>
 80050de:	33d0      	adds	r3, #208	; 0xd0
 80050e0:	429c      	cmp	r4, r3
 80050e2:	d105      	bne.n	80050f0 <std+0x54>
 80050e4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80050e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050ec:	f000 ba56 	b.w	800559c <__retarget_lock_init_recursive>
 80050f0:	bd10      	pop	{r4, pc}
 80050f2:	bf00      	nop
 80050f4:	080052fd 	.word	0x080052fd
 80050f8:	0800531f 	.word	0x0800531f
 80050fc:	08005357 	.word	0x08005357
 8005100:	0800537b 	.word	0x0800537b
 8005104:	200005f0 	.word	0x200005f0

08005108 <stdio_exit_handler>:
 8005108:	4a02      	ldr	r2, [pc, #8]	; (8005114 <stdio_exit_handler+0xc>)
 800510a:	4903      	ldr	r1, [pc, #12]	; (8005118 <stdio_exit_handler+0x10>)
 800510c:	4803      	ldr	r0, [pc, #12]	; (800511c <stdio_exit_handler+0x14>)
 800510e:	f000 b87b 	b.w	8005208 <_fwalk_sglue>
 8005112:	bf00      	nop
 8005114:	20000010 	.word	0x20000010
 8005118:	08005e71 	.word	0x08005e71
 800511c:	2000001c 	.word	0x2000001c

08005120 <cleanup_stdio>:
 8005120:	6841      	ldr	r1, [r0, #4]
 8005122:	4b0c      	ldr	r3, [pc, #48]	; (8005154 <cleanup_stdio+0x34>)
 8005124:	4299      	cmp	r1, r3
 8005126:	b510      	push	{r4, lr}
 8005128:	4604      	mov	r4, r0
 800512a:	d001      	beq.n	8005130 <cleanup_stdio+0x10>
 800512c:	f000 fea0 	bl	8005e70 <_fflush_r>
 8005130:	68a1      	ldr	r1, [r4, #8]
 8005132:	4b09      	ldr	r3, [pc, #36]	; (8005158 <cleanup_stdio+0x38>)
 8005134:	4299      	cmp	r1, r3
 8005136:	d002      	beq.n	800513e <cleanup_stdio+0x1e>
 8005138:	4620      	mov	r0, r4
 800513a:	f000 fe99 	bl	8005e70 <_fflush_r>
 800513e:	68e1      	ldr	r1, [r4, #12]
 8005140:	4b06      	ldr	r3, [pc, #24]	; (800515c <cleanup_stdio+0x3c>)
 8005142:	4299      	cmp	r1, r3
 8005144:	d004      	beq.n	8005150 <cleanup_stdio+0x30>
 8005146:	4620      	mov	r0, r4
 8005148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800514c:	f000 be90 	b.w	8005e70 <_fflush_r>
 8005150:	bd10      	pop	{r4, pc}
 8005152:	bf00      	nop
 8005154:	200005f0 	.word	0x200005f0
 8005158:	20000658 	.word	0x20000658
 800515c:	200006c0 	.word	0x200006c0

08005160 <global_stdio_init.part.0>:
 8005160:	b510      	push	{r4, lr}
 8005162:	4b0b      	ldr	r3, [pc, #44]	; (8005190 <global_stdio_init.part.0+0x30>)
 8005164:	4c0b      	ldr	r4, [pc, #44]	; (8005194 <global_stdio_init.part.0+0x34>)
 8005166:	4a0c      	ldr	r2, [pc, #48]	; (8005198 <global_stdio_init.part.0+0x38>)
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	4620      	mov	r0, r4
 800516c:	2200      	movs	r2, #0
 800516e:	2104      	movs	r1, #4
 8005170:	f7ff ff94 	bl	800509c <std>
 8005174:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005178:	2201      	movs	r2, #1
 800517a:	2109      	movs	r1, #9
 800517c:	f7ff ff8e 	bl	800509c <std>
 8005180:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005184:	2202      	movs	r2, #2
 8005186:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800518a:	2112      	movs	r1, #18
 800518c:	f7ff bf86 	b.w	800509c <std>
 8005190:	20000728 	.word	0x20000728
 8005194:	200005f0 	.word	0x200005f0
 8005198:	08005109 	.word	0x08005109

0800519c <__sfp_lock_acquire>:
 800519c:	4801      	ldr	r0, [pc, #4]	; (80051a4 <__sfp_lock_acquire+0x8>)
 800519e:	f000 b9fe 	b.w	800559e <__retarget_lock_acquire_recursive>
 80051a2:	bf00      	nop
 80051a4:	20000731 	.word	0x20000731

080051a8 <__sfp_lock_release>:
 80051a8:	4801      	ldr	r0, [pc, #4]	; (80051b0 <__sfp_lock_release+0x8>)
 80051aa:	f000 b9f9 	b.w	80055a0 <__retarget_lock_release_recursive>
 80051ae:	bf00      	nop
 80051b0:	20000731 	.word	0x20000731

080051b4 <__sinit>:
 80051b4:	b510      	push	{r4, lr}
 80051b6:	4604      	mov	r4, r0
 80051b8:	f7ff fff0 	bl	800519c <__sfp_lock_acquire>
 80051bc:	6a23      	ldr	r3, [r4, #32]
 80051be:	b11b      	cbz	r3, 80051c8 <__sinit+0x14>
 80051c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051c4:	f7ff bff0 	b.w	80051a8 <__sfp_lock_release>
 80051c8:	4b04      	ldr	r3, [pc, #16]	; (80051dc <__sinit+0x28>)
 80051ca:	6223      	str	r3, [r4, #32]
 80051cc:	4b04      	ldr	r3, [pc, #16]	; (80051e0 <__sinit+0x2c>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1f5      	bne.n	80051c0 <__sinit+0xc>
 80051d4:	f7ff ffc4 	bl	8005160 <global_stdio_init.part.0>
 80051d8:	e7f2      	b.n	80051c0 <__sinit+0xc>
 80051da:	bf00      	nop
 80051dc:	08005121 	.word	0x08005121
 80051e0:	20000728 	.word	0x20000728

080051e4 <fiprintf>:
 80051e4:	b40e      	push	{r1, r2, r3}
 80051e6:	b503      	push	{r0, r1, lr}
 80051e8:	4601      	mov	r1, r0
 80051ea:	ab03      	add	r3, sp, #12
 80051ec:	4805      	ldr	r0, [pc, #20]	; (8005204 <fiprintf+0x20>)
 80051ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80051f2:	6800      	ldr	r0, [r0, #0]
 80051f4:	9301      	str	r3, [sp, #4]
 80051f6:	f000 fb0b 	bl	8005810 <_vfiprintf_r>
 80051fa:	b002      	add	sp, #8
 80051fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005200:	b003      	add	sp, #12
 8005202:	4770      	bx	lr
 8005204:	20000068 	.word	0x20000068

08005208 <_fwalk_sglue>:
 8005208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800520c:	4607      	mov	r7, r0
 800520e:	4688      	mov	r8, r1
 8005210:	4614      	mov	r4, r2
 8005212:	2600      	movs	r6, #0
 8005214:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005218:	f1b9 0901 	subs.w	r9, r9, #1
 800521c:	d505      	bpl.n	800522a <_fwalk_sglue+0x22>
 800521e:	6824      	ldr	r4, [r4, #0]
 8005220:	2c00      	cmp	r4, #0
 8005222:	d1f7      	bne.n	8005214 <_fwalk_sglue+0xc>
 8005224:	4630      	mov	r0, r6
 8005226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800522a:	89ab      	ldrh	r3, [r5, #12]
 800522c:	2b01      	cmp	r3, #1
 800522e:	d907      	bls.n	8005240 <_fwalk_sglue+0x38>
 8005230:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005234:	3301      	adds	r3, #1
 8005236:	d003      	beq.n	8005240 <_fwalk_sglue+0x38>
 8005238:	4629      	mov	r1, r5
 800523a:	4638      	mov	r0, r7
 800523c:	47c0      	blx	r8
 800523e:	4306      	orrs	r6, r0
 8005240:	3568      	adds	r5, #104	; 0x68
 8005242:	e7e9      	b.n	8005218 <_fwalk_sglue+0x10>

08005244 <_puts_r>:
 8005244:	6a03      	ldr	r3, [r0, #32]
 8005246:	b570      	push	{r4, r5, r6, lr}
 8005248:	6884      	ldr	r4, [r0, #8]
 800524a:	4605      	mov	r5, r0
 800524c:	460e      	mov	r6, r1
 800524e:	b90b      	cbnz	r3, 8005254 <_puts_r+0x10>
 8005250:	f7ff ffb0 	bl	80051b4 <__sinit>
 8005254:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005256:	07db      	lsls	r3, r3, #31
 8005258:	d405      	bmi.n	8005266 <_puts_r+0x22>
 800525a:	89a3      	ldrh	r3, [r4, #12]
 800525c:	0598      	lsls	r0, r3, #22
 800525e:	d402      	bmi.n	8005266 <_puts_r+0x22>
 8005260:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005262:	f000 f99c 	bl	800559e <__retarget_lock_acquire_recursive>
 8005266:	89a3      	ldrh	r3, [r4, #12]
 8005268:	0719      	lsls	r1, r3, #28
 800526a:	d513      	bpl.n	8005294 <_puts_r+0x50>
 800526c:	6923      	ldr	r3, [r4, #16]
 800526e:	b18b      	cbz	r3, 8005294 <_puts_r+0x50>
 8005270:	3e01      	subs	r6, #1
 8005272:	68a3      	ldr	r3, [r4, #8]
 8005274:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005278:	3b01      	subs	r3, #1
 800527a:	60a3      	str	r3, [r4, #8]
 800527c:	b9e9      	cbnz	r1, 80052ba <_puts_r+0x76>
 800527e:	2b00      	cmp	r3, #0
 8005280:	da2e      	bge.n	80052e0 <_puts_r+0x9c>
 8005282:	4622      	mov	r2, r4
 8005284:	210a      	movs	r1, #10
 8005286:	4628      	mov	r0, r5
 8005288:	f000 f87b 	bl	8005382 <__swbuf_r>
 800528c:	3001      	adds	r0, #1
 800528e:	d007      	beq.n	80052a0 <_puts_r+0x5c>
 8005290:	250a      	movs	r5, #10
 8005292:	e007      	b.n	80052a4 <_puts_r+0x60>
 8005294:	4621      	mov	r1, r4
 8005296:	4628      	mov	r0, r5
 8005298:	f000 f8b0 	bl	80053fc <__swsetup_r>
 800529c:	2800      	cmp	r0, #0
 800529e:	d0e7      	beq.n	8005270 <_puts_r+0x2c>
 80052a0:	f04f 35ff 	mov.w	r5, #4294967295
 80052a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052a6:	07da      	lsls	r2, r3, #31
 80052a8:	d405      	bmi.n	80052b6 <_puts_r+0x72>
 80052aa:	89a3      	ldrh	r3, [r4, #12]
 80052ac:	059b      	lsls	r3, r3, #22
 80052ae:	d402      	bmi.n	80052b6 <_puts_r+0x72>
 80052b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052b2:	f000 f975 	bl	80055a0 <__retarget_lock_release_recursive>
 80052b6:	4628      	mov	r0, r5
 80052b8:	bd70      	pop	{r4, r5, r6, pc}
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	da04      	bge.n	80052c8 <_puts_r+0x84>
 80052be:	69a2      	ldr	r2, [r4, #24]
 80052c0:	429a      	cmp	r2, r3
 80052c2:	dc06      	bgt.n	80052d2 <_puts_r+0x8e>
 80052c4:	290a      	cmp	r1, #10
 80052c6:	d004      	beq.n	80052d2 <_puts_r+0x8e>
 80052c8:	6823      	ldr	r3, [r4, #0]
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	6022      	str	r2, [r4, #0]
 80052ce:	7019      	strb	r1, [r3, #0]
 80052d0:	e7cf      	b.n	8005272 <_puts_r+0x2e>
 80052d2:	4622      	mov	r2, r4
 80052d4:	4628      	mov	r0, r5
 80052d6:	f000 f854 	bl	8005382 <__swbuf_r>
 80052da:	3001      	adds	r0, #1
 80052dc:	d1c9      	bne.n	8005272 <_puts_r+0x2e>
 80052de:	e7df      	b.n	80052a0 <_puts_r+0x5c>
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	250a      	movs	r5, #10
 80052e4:	1c5a      	adds	r2, r3, #1
 80052e6:	6022      	str	r2, [r4, #0]
 80052e8:	701d      	strb	r5, [r3, #0]
 80052ea:	e7db      	b.n	80052a4 <_puts_r+0x60>

080052ec <puts>:
 80052ec:	4b02      	ldr	r3, [pc, #8]	; (80052f8 <puts+0xc>)
 80052ee:	4601      	mov	r1, r0
 80052f0:	6818      	ldr	r0, [r3, #0]
 80052f2:	f7ff bfa7 	b.w	8005244 <_puts_r>
 80052f6:	bf00      	nop
 80052f8:	20000068 	.word	0x20000068

080052fc <__sread>:
 80052fc:	b510      	push	{r4, lr}
 80052fe:	460c      	mov	r4, r1
 8005300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005304:	f000 f8fc 	bl	8005500 <_read_r>
 8005308:	2800      	cmp	r0, #0
 800530a:	bfab      	itete	ge
 800530c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800530e:	89a3      	ldrhlt	r3, [r4, #12]
 8005310:	181b      	addge	r3, r3, r0
 8005312:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005316:	bfac      	ite	ge
 8005318:	6563      	strge	r3, [r4, #84]	; 0x54
 800531a:	81a3      	strhlt	r3, [r4, #12]
 800531c:	bd10      	pop	{r4, pc}

0800531e <__swrite>:
 800531e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005322:	461f      	mov	r7, r3
 8005324:	898b      	ldrh	r3, [r1, #12]
 8005326:	05db      	lsls	r3, r3, #23
 8005328:	4605      	mov	r5, r0
 800532a:	460c      	mov	r4, r1
 800532c:	4616      	mov	r6, r2
 800532e:	d505      	bpl.n	800533c <__swrite+0x1e>
 8005330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005334:	2302      	movs	r3, #2
 8005336:	2200      	movs	r2, #0
 8005338:	f000 f8d0 	bl	80054dc <_lseek_r>
 800533c:	89a3      	ldrh	r3, [r4, #12]
 800533e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005342:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005346:	81a3      	strh	r3, [r4, #12]
 8005348:	4632      	mov	r2, r6
 800534a:	463b      	mov	r3, r7
 800534c:	4628      	mov	r0, r5
 800534e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005352:	f000 b8e7 	b.w	8005524 <_write_r>

08005356 <__sseek>:
 8005356:	b510      	push	{r4, lr}
 8005358:	460c      	mov	r4, r1
 800535a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800535e:	f000 f8bd 	bl	80054dc <_lseek_r>
 8005362:	1c43      	adds	r3, r0, #1
 8005364:	89a3      	ldrh	r3, [r4, #12]
 8005366:	bf15      	itete	ne
 8005368:	6560      	strne	r0, [r4, #84]	; 0x54
 800536a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800536e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005372:	81a3      	strheq	r3, [r4, #12]
 8005374:	bf18      	it	ne
 8005376:	81a3      	strhne	r3, [r4, #12]
 8005378:	bd10      	pop	{r4, pc}

0800537a <__sclose>:
 800537a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800537e:	f000 b89d 	b.w	80054bc <_close_r>

08005382 <__swbuf_r>:
 8005382:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005384:	460e      	mov	r6, r1
 8005386:	4614      	mov	r4, r2
 8005388:	4605      	mov	r5, r0
 800538a:	b118      	cbz	r0, 8005394 <__swbuf_r+0x12>
 800538c:	6a03      	ldr	r3, [r0, #32]
 800538e:	b90b      	cbnz	r3, 8005394 <__swbuf_r+0x12>
 8005390:	f7ff ff10 	bl	80051b4 <__sinit>
 8005394:	69a3      	ldr	r3, [r4, #24]
 8005396:	60a3      	str	r3, [r4, #8]
 8005398:	89a3      	ldrh	r3, [r4, #12]
 800539a:	071a      	lsls	r2, r3, #28
 800539c:	d525      	bpl.n	80053ea <__swbuf_r+0x68>
 800539e:	6923      	ldr	r3, [r4, #16]
 80053a0:	b31b      	cbz	r3, 80053ea <__swbuf_r+0x68>
 80053a2:	6823      	ldr	r3, [r4, #0]
 80053a4:	6922      	ldr	r2, [r4, #16]
 80053a6:	1a98      	subs	r0, r3, r2
 80053a8:	6963      	ldr	r3, [r4, #20]
 80053aa:	b2f6      	uxtb	r6, r6
 80053ac:	4283      	cmp	r3, r0
 80053ae:	4637      	mov	r7, r6
 80053b0:	dc04      	bgt.n	80053bc <__swbuf_r+0x3a>
 80053b2:	4621      	mov	r1, r4
 80053b4:	4628      	mov	r0, r5
 80053b6:	f000 fd5b 	bl	8005e70 <_fflush_r>
 80053ba:	b9e0      	cbnz	r0, 80053f6 <__swbuf_r+0x74>
 80053bc:	68a3      	ldr	r3, [r4, #8]
 80053be:	3b01      	subs	r3, #1
 80053c0:	60a3      	str	r3, [r4, #8]
 80053c2:	6823      	ldr	r3, [r4, #0]
 80053c4:	1c5a      	adds	r2, r3, #1
 80053c6:	6022      	str	r2, [r4, #0]
 80053c8:	701e      	strb	r6, [r3, #0]
 80053ca:	6962      	ldr	r2, [r4, #20]
 80053cc:	1c43      	adds	r3, r0, #1
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d004      	beq.n	80053dc <__swbuf_r+0x5a>
 80053d2:	89a3      	ldrh	r3, [r4, #12]
 80053d4:	07db      	lsls	r3, r3, #31
 80053d6:	d506      	bpl.n	80053e6 <__swbuf_r+0x64>
 80053d8:	2e0a      	cmp	r6, #10
 80053da:	d104      	bne.n	80053e6 <__swbuf_r+0x64>
 80053dc:	4621      	mov	r1, r4
 80053de:	4628      	mov	r0, r5
 80053e0:	f000 fd46 	bl	8005e70 <_fflush_r>
 80053e4:	b938      	cbnz	r0, 80053f6 <__swbuf_r+0x74>
 80053e6:	4638      	mov	r0, r7
 80053e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053ea:	4621      	mov	r1, r4
 80053ec:	4628      	mov	r0, r5
 80053ee:	f000 f805 	bl	80053fc <__swsetup_r>
 80053f2:	2800      	cmp	r0, #0
 80053f4:	d0d5      	beq.n	80053a2 <__swbuf_r+0x20>
 80053f6:	f04f 37ff 	mov.w	r7, #4294967295
 80053fa:	e7f4      	b.n	80053e6 <__swbuf_r+0x64>

080053fc <__swsetup_r>:
 80053fc:	b538      	push	{r3, r4, r5, lr}
 80053fe:	4b2a      	ldr	r3, [pc, #168]	; (80054a8 <__swsetup_r+0xac>)
 8005400:	4605      	mov	r5, r0
 8005402:	6818      	ldr	r0, [r3, #0]
 8005404:	460c      	mov	r4, r1
 8005406:	b118      	cbz	r0, 8005410 <__swsetup_r+0x14>
 8005408:	6a03      	ldr	r3, [r0, #32]
 800540a:	b90b      	cbnz	r3, 8005410 <__swsetup_r+0x14>
 800540c:	f7ff fed2 	bl	80051b4 <__sinit>
 8005410:	89a3      	ldrh	r3, [r4, #12]
 8005412:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005416:	0718      	lsls	r0, r3, #28
 8005418:	d422      	bmi.n	8005460 <__swsetup_r+0x64>
 800541a:	06d9      	lsls	r1, r3, #27
 800541c:	d407      	bmi.n	800542e <__swsetup_r+0x32>
 800541e:	2309      	movs	r3, #9
 8005420:	602b      	str	r3, [r5, #0]
 8005422:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005426:	81a3      	strh	r3, [r4, #12]
 8005428:	f04f 30ff 	mov.w	r0, #4294967295
 800542c:	e034      	b.n	8005498 <__swsetup_r+0x9c>
 800542e:	0758      	lsls	r0, r3, #29
 8005430:	d512      	bpl.n	8005458 <__swsetup_r+0x5c>
 8005432:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005434:	b141      	cbz	r1, 8005448 <__swsetup_r+0x4c>
 8005436:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800543a:	4299      	cmp	r1, r3
 800543c:	d002      	beq.n	8005444 <__swsetup_r+0x48>
 800543e:	4628      	mov	r0, r5
 8005440:	f000 f8c4 	bl	80055cc <_free_r>
 8005444:	2300      	movs	r3, #0
 8005446:	6363      	str	r3, [r4, #52]	; 0x34
 8005448:	89a3      	ldrh	r3, [r4, #12]
 800544a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800544e:	81a3      	strh	r3, [r4, #12]
 8005450:	2300      	movs	r3, #0
 8005452:	6063      	str	r3, [r4, #4]
 8005454:	6923      	ldr	r3, [r4, #16]
 8005456:	6023      	str	r3, [r4, #0]
 8005458:	89a3      	ldrh	r3, [r4, #12]
 800545a:	f043 0308 	orr.w	r3, r3, #8
 800545e:	81a3      	strh	r3, [r4, #12]
 8005460:	6923      	ldr	r3, [r4, #16]
 8005462:	b94b      	cbnz	r3, 8005478 <__swsetup_r+0x7c>
 8005464:	89a3      	ldrh	r3, [r4, #12]
 8005466:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800546a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800546e:	d003      	beq.n	8005478 <__swsetup_r+0x7c>
 8005470:	4621      	mov	r1, r4
 8005472:	4628      	mov	r0, r5
 8005474:	f000 fd4a 	bl	8005f0c <__smakebuf_r>
 8005478:	89a0      	ldrh	r0, [r4, #12]
 800547a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800547e:	f010 0301 	ands.w	r3, r0, #1
 8005482:	d00a      	beq.n	800549a <__swsetup_r+0x9e>
 8005484:	2300      	movs	r3, #0
 8005486:	60a3      	str	r3, [r4, #8]
 8005488:	6963      	ldr	r3, [r4, #20]
 800548a:	425b      	negs	r3, r3
 800548c:	61a3      	str	r3, [r4, #24]
 800548e:	6923      	ldr	r3, [r4, #16]
 8005490:	b943      	cbnz	r3, 80054a4 <__swsetup_r+0xa8>
 8005492:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005496:	d1c4      	bne.n	8005422 <__swsetup_r+0x26>
 8005498:	bd38      	pop	{r3, r4, r5, pc}
 800549a:	0781      	lsls	r1, r0, #30
 800549c:	bf58      	it	pl
 800549e:	6963      	ldrpl	r3, [r4, #20]
 80054a0:	60a3      	str	r3, [r4, #8]
 80054a2:	e7f4      	b.n	800548e <__swsetup_r+0x92>
 80054a4:	2000      	movs	r0, #0
 80054a6:	e7f7      	b.n	8005498 <__swsetup_r+0x9c>
 80054a8:	20000068 	.word	0x20000068

080054ac <memset>:
 80054ac:	4402      	add	r2, r0
 80054ae:	4603      	mov	r3, r0
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d100      	bne.n	80054b6 <memset+0xa>
 80054b4:	4770      	bx	lr
 80054b6:	f803 1b01 	strb.w	r1, [r3], #1
 80054ba:	e7f9      	b.n	80054b0 <memset+0x4>

080054bc <_close_r>:
 80054bc:	b538      	push	{r3, r4, r5, lr}
 80054be:	4d06      	ldr	r5, [pc, #24]	; (80054d8 <_close_r+0x1c>)
 80054c0:	2300      	movs	r3, #0
 80054c2:	4604      	mov	r4, r0
 80054c4:	4608      	mov	r0, r1
 80054c6:	602b      	str	r3, [r5, #0]
 80054c8:	f7fc ffed 	bl	80024a6 <_close>
 80054cc:	1c43      	adds	r3, r0, #1
 80054ce:	d102      	bne.n	80054d6 <_close_r+0x1a>
 80054d0:	682b      	ldr	r3, [r5, #0]
 80054d2:	b103      	cbz	r3, 80054d6 <_close_r+0x1a>
 80054d4:	6023      	str	r3, [r4, #0]
 80054d6:	bd38      	pop	{r3, r4, r5, pc}
 80054d8:	2000072c 	.word	0x2000072c

080054dc <_lseek_r>:
 80054dc:	b538      	push	{r3, r4, r5, lr}
 80054de:	4d07      	ldr	r5, [pc, #28]	; (80054fc <_lseek_r+0x20>)
 80054e0:	4604      	mov	r4, r0
 80054e2:	4608      	mov	r0, r1
 80054e4:	4611      	mov	r1, r2
 80054e6:	2200      	movs	r2, #0
 80054e8:	602a      	str	r2, [r5, #0]
 80054ea:	461a      	mov	r2, r3
 80054ec:	f7fd f802 	bl	80024f4 <_lseek>
 80054f0:	1c43      	adds	r3, r0, #1
 80054f2:	d102      	bne.n	80054fa <_lseek_r+0x1e>
 80054f4:	682b      	ldr	r3, [r5, #0]
 80054f6:	b103      	cbz	r3, 80054fa <_lseek_r+0x1e>
 80054f8:	6023      	str	r3, [r4, #0]
 80054fa:	bd38      	pop	{r3, r4, r5, pc}
 80054fc:	2000072c 	.word	0x2000072c

08005500 <_read_r>:
 8005500:	b538      	push	{r3, r4, r5, lr}
 8005502:	4d07      	ldr	r5, [pc, #28]	; (8005520 <_read_r+0x20>)
 8005504:	4604      	mov	r4, r0
 8005506:	4608      	mov	r0, r1
 8005508:	4611      	mov	r1, r2
 800550a:	2200      	movs	r2, #0
 800550c:	602a      	str	r2, [r5, #0]
 800550e:	461a      	mov	r2, r3
 8005510:	f7fc ff90 	bl	8002434 <_read>
 8005514:	1c43      	adds	r3, r0, #1
 8005516:	d102      	bne.n	800551e <_read_r+0x1e>
 8005518:	682b      	ldr	r3, [r5, #0]
 800551a:	b103      	cbz	r3, 800551e <_read_r+0x1e>
 800551c:	6023      	str	r3, [r4, #0]
 800551e:	bd38      	pop	{r3, r4, r5, pc}
 8005520:	2000072c 	.word	0x2000072c

08005524 <_write_r>:
 8005524:	b538      	push	{r3, r4, r5, lr}
 8005526:	4d07      	ldr	r5, [pc, #28]	; (8005544 <_write_r+0x20>)
 8005528:	4604      	mov	r4, r0
 800552a:	4608      	mov	r0, r1
 800552c:	4611      	mov	r1, r2
 800552e:	2200      	movs	r2, #0
 8005530:	602a      	str	r2, [r5, #0]
 8005532:	461a      	mov	r2, r3
 8005534:	f7fc ff9b 	bl	800246e <_write>
 8005538:	1c43      	adds	r3, r0, #1
 800553a:	d102      	bne.n	8005542 <_write_r+0x1e>
 800553c:	682b      	ldr	r3, [r5, #0]
 800553e:	b103      	cbz	r3, 8005542 <_write_r+0x1e>
 8005540:	6023      	str	r3, [r4, #0]
 8005542:	bd38      	pop	{r3, r4, r5, pc}
 8005544:	2000072c 	.word	0x2000072c

08005548 <__errno>:
 8005548:	4b01      	ldr	r3, [pc, #4]	; (8005550 <__errno+0x8>)
 800554a:	6818      	ldr	r0, [r3, #0]
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop
 8005550:	20000068 	.word	0x20000068

08005554 <__libc_init_array>:
 8005554:	b570      	push	{r4, r5, r6, lr}
 8005556:	4d0d      	ldr	r5, [pc, #52]	; (800558c <__libc_init_array+0x38>)
 8005558:	4c0d      	ldr	r4, [pc, #52]	; (8005590 <__libc_init_array+0x3c>)
 800555a:	1b64      	subs	r4, r4, r5
 800555c:	10a4      	asrs	r4, r4, #2
 800555e:	2600      	movs	r6, #0
 8005560:	42a6      	cmp	r6, r4
 8005562:	d109      	bne.n	8005578 <__libc_init_array+0x24>
 8005564:	4d0b      	ldr	r5, [pc, #44]	; (8005594 <__libc_init_array+0x40>)
 8005566:	4c0c      	ldr	r4, [pc, #48]	; (8005598 <__libc_init_array+0x44>)
 8005568:	f000 fd82 	bl	8006070 <_init>
 800556c:	1b64      	subs	r4, r4, r5
 800556e:	10a4      	asrs	r4, r4, #2
 8005570:	2600      	movs	r6, #0
 8005572:	42a6      	cmp	r6, r4
 8005574:	d105      	bne.n	8005582 <__libc_init_array+0x2e>
 8005576:	bd70      	pop	{r4, r5, r6, pc}
 8005578:	f855 3b04 	ldr.w	r3, [r5], #4
 800557c:	4798      	blx	r3
 800557e:	3601      	adds	r6, #1
 8005580:	e7ee      	b.n	8005560 <__libc_init_array+0xc>
 8005582:	f855 3b04 	ldr.w	r3, [r5], #4
 8005586:	4798      	blx	r3
 8005588:	3601      	adds	r6, #1
 800558a:	e7f2      	b.n	8005572 <__libc_init_array+0x1e>
 800558c:	08006330 	.word	0x08006330
 8005590:	08006330 	.word	0x08006330
 8005594:	08006330 	.word	0x08006330
 8005598:	08006334 	.word	0x08006334

0800559c <__retarget_lock_init_recursive>:
 800559c:	4770      	bx	lr

0800559e <__retarget_lock_acquire_recursive>:
 800559e:	4770      	bx	lr

080055a0 <__retarget_lock_release_recursive>:
 80055a0:	4770      	bx	lr

080055a2 <memcpy>:
 80055a2:	440a      	add	r2, r1
 80055a4:	4291      	cmp	r1, r2
 80055a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80055aa:	d100      	bne.n	80055ae <memcpy+0xc>
 80055ac:	4770      	bx	lr
 80055ae:	b510      	push	{r4, lr}
 80055b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055b8:	4291      	cmp	r1, r2
 80055ba:	d1f9      	bne.n	80055b0 <memcpy+0xe>
 80055bc:	bd10      	pop	{r4, pc}

080055be <abort>:
 80055be:	b508      	push	{r3, lr}
 80055c0:	2006      	movs	r0, #6
 80055c2:	f000 fd07 	bl	8005fd4 <raise>
 80055c6:	2001      	movs	r0, #1
 80055c8:	f7fc ff2a 	bl	8002420 <_exit>

080055cc <_free_r>:
 80055cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80055ce:	2900      	cmp	r1, #0
 80055d0:	d044      	beq.n	800565c <_free_r+0x90>
 80055d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055d6:	9001      	str	r0, [sp, #4]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f1a1 0404 	sub.w	r4, r1, #4
 80055de:	bfb8      	it	lt
 80055e0:	18e4      	addlt	r4, r4, r3
 80055e2:	f000 f8df 	bl	80057a4 <__malloc_lock>
 80055e6:	4a1e      	ldr	r2, [pc, #120]	; (8005660 <_free_r+0x94>)
 80055e8:	9801      	ldr	r0, [sp, #4]
 80055ea:	6813      	ldr	r3, [r2, #0]
 80055ec:	b933      	cbnz	r3, 80055fc <_free_r+0x30>
 80055ee:	6063      	str	r3, [r4, #4]
 80055f0:	6014      	str	r4, [r2, #0]
 80055f2:	b003      	add	sp, #12
 80055f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055f8:	f000 b8da 	b.w	80057b0 <__malloc_unlock>
 80055fc:	42a3      	cmp	r3, r4
 80055fe:	d908      	bls.n	8005612 <_free_r+0x46>
 8005600:	6825      	ldr	r5, [r4, #0]
 8005602:	1961      	adds	r1, r4, r5
 8005604:	428b      	cmp	r3, r1
 8005606:	bf01      	itttt	eq
 8005608:	6819      	ldreq	r1, [r3, #0]
 800560a:	685b      	ldreq	r3, [r3, #4]
 800560c:	1949      	addeq	r1, r1, r5
 800560e:	6021      	streq	r1, [r4, #0]
 8005610:	e7ed      	b.n	80055ee <_free_r+0x22>
 8005612:	461a      	mov	r2, r3
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	b10b      	cbz	r3, 800561c <_free_r+0x50>
 8005618:	42a3      	cmp	r3, r4
 800561a:	d9fa      	bls.n	8005612 <_free_r+0x46>
 800561c:	6811      	ldr	r1, [r2, #0]
 800561e:	1855      	adds	r5, r2, r1
 8005620:	42a5      	cmp	r5, r4
 8005622:	d10b      	bne.n	800563c <_free_r+0x70>
 8005624:	6824      	ldr	r4, [r4, #0]
 8005626:	4421      	add	r1, r4
 8005628:	1854      	adds	r4, r2, r1
 800562a:	42a3      	cmp	r3, r4
 800562c:	6011      	str	r1, [r2, #0]
 800562e:	d1e0      	bne.n	80055f2 <_free_r+0x26>
 8005630:	681c      	ldr	r4, [r3, #0]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	6053      	str	r3, [r2, #4]
 8005636:	440c      	add	r4, r1
 8005638:	6014      	str	r4, [r2, #0]
 800563a:	e7da      	b.n	80055f2 <_free_r+0x26>
 800563c:	d902      	bls.n	8005644 <_free_r+0x78>
 800563e:	230c      	movs	r3, #12
 8005640:	6003      	str	r3, [r0, #0]
 8005642:	e7d6      	b.n	80055f2 <_free_r+0x26>
 8005644:	6825      	ldr	r5, [r4, #0]
 8005646:	1961      	adds	r1, r4, r5
 8005648:	428b      	cmp	r3, r1
 800564a:	bf04      	itt	eq
 800564c:	6819      	ldreq	r1, [r3, #0]
 800564e:	685b      	ldreq	r3, [r3, #4]
 8005650:	6063      	str	r3, [r4, #4]
 8005652:	bf04      	itt	eq
 8005654:	1949      	addeq	r1, r1, r5
 8005656:	6021      	streq	r1, [r4, #0]
 8005658:	6054      	str	r4, [r2, #4]
 800565a:	e7ca      	b.n	80055f2 <_free_r+0x26>
 800565c:	b003      	add	sp, #12
 800565e:	bd30      	pop	{r4, r5, pc}
 8005660:	20000734 	.word	0x20000734

08005664 <sbrk_aligned>:
 8005664:	b570      	push	{r4, r5, r6, lr}
 8005666:	4e0e      	ldr	r6, [pc, #56]	; (80056a0 <sbrk_aligned+0x3c>)
 8005668:	460c      	mov	r4, r1
 800566a:	6831      	ldr	r1, [r6, #0]
 800566c:	4605      	mov	r5, r0
 800566e:	b911      	cbnz	r1, 8005676 <sbrk_aligned+0x12>
 8005670:	f000 fcee 	bl	8006050 <_sbrk_r>
 8005674:	6030      	str	r0, [r6, #0]
 8005676:	4621      	mov	r1, r4
 8005678:	4628      	mov	r0, r5
 800567a:	f000 fce9 	bl	8006050 <_sbrk_r>
 800567e:	1c43      	adds	r3, r0, #1
 8005680:	d00a      	beq.n	8005698 <sbrk_aligned+0x34>
 8005682:	1cc4      	adds	r4, r0, #3
 8005684:	f024 0403 	bic.w	r4, r4, #3
 8005688:	42a0      	cmp	r0, r4
 800568a:	d007      	beq.n	800569c <sbrk_aligned+0x38>
 800568c:	1a21      	subs	r1, r4, r0
 800568e:	4628      	mov	r0, r5
 8005690:	f000 fcde 	bl	8006050 <_sbrk_r>
 8005694:	3001      	adds	r0, #1
 8005696:	d101      	bne.n	800569c <sbrk_aligned+0x38>
 8005698:	f04f 34ff 	mov.w	r4, #4294967295
 800569c:	4620      	mov	r0, r4
 800569e:	bd70      	pop	{r4, r5, r6, pc}
 80056a0:	20000738 	.word	0x20000738

080056a4 <_malloc_r>:
 80056a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056a8:	1ccd      	adds	r5, r1, #3
 80056aa:	f025 0503 	bic.w	r5, r5, #3
 80056ae:	3508      	adds	r5, #8
 80056b0:	2d0c      	cmp	r5, #12
 80056b2:	bf38      	it	cc
 80056b4:	250c      	movcc	r5, #12
 80056b6:	2d00      	cmp	r5, #0
 80056b8:	4607      	mov	r7, r0
 80056ba:	db01      	blt.n	80056c0 <_malloc_r+0x1c>
 80056bc:	42a9      	cmp	r1, r5
 80056be:	d905      	bls.n	80056cc <_malloc_r+0x28>
 80056c0:	230c      	movs	r3, #12
 80056c2:	603b      	str	r3, [r7, #0]
 80056c4:	2600      	movs	r6, #0
 80056c6:	4630      	mov	r0, r6
 80056c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80057a0 <_malloc_r+0xfc>
 80056d0:	f000 f868 	bl	80057a4 <__malloc_lock>
 80056d4:	f8d8 3000 	ldr.w	r3, [r8]
 80056d8:	461c      	mov	r4, r3
 80056da:	bb5c      	cbnz	r4, 8005734 <_malloc_r+0x90>
 80056dc:	4629      	mov	r1, r5
 80056de:	4638      	mov	r0, r7
 80056e0:	f7ff ffc0 	bl	8005664 <sbrk_aligned>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	4604      	mov	r4, r0
 80056e8:	d155      	bne.n	8005796 <_malloc_r+0xf2>
 80056ea:	f8d8 4000 	ldr.w	r4, [r8]
 80056ee:	4626      	mov	r6, r4
 80056f0:	2e00      	cmp	r6, #0
 80056f2:	d145      	bne.n	8005780 <_malloc_r+0xdc>
 80056f4:	2c00      	cmp	r4, #0
 80056f6:	d048      	beq.n	800578a <_malloc_r+0xe6>
 80056f8:	6823      	ldr	r3, [r4, #0]
 80056fa:	4631      	mov	r1, r6
 80056fc:	4638      	mov	r0, r7
 80056fe:	eb04 0903 	add.w	r9, r4, r3
 8005702:	f000 fca5 	bl	8006050 <_sbrk_r>
 8005706:	4581      	cmp	r9, r0
 8005708:	d13f      	bne.n	800578a <_malloc_r+0xe6>
 800570a:	6821      	ldr	r1, [r4, #0]
 800570c:	1a6d      	subs	r5, r5, r1
 800570e:	4629      	mov	r1, r5
 8005710:	4638      	mov	r0, r7
 8005712:	f7ff ffa7 	bl	8005664 <sbrk_aligned>
 8005716:	3001      	adds	r0, #1
 8005718:	d037      	beq.n	800578a <_malloc_r+0xe6>
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	442b      	add	r3, r5
 800571e:	6023      	str	r3, [r4, #0]
 8005720:	f8d8 3000 	ldr.w	r3, [r8]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d038      	beq.n	800579a <_malloc_r+0xf6>
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	42a2      	cmp	r2, r4
 800572c:	d12b      	bne.n	8005786 <_malloc_r+0xe2>
 800572e:	2200      	movs	r2, #0
 8005730:	605a      	str	r2, [r3, #4]
 8005732:	e00f      	b.n	8005754 <_malloc_r+0xb0>
 8005734:	6822      	ldr	r2, [r4, #0]
 8005736:	1b52      	subs	r2, r2, r5
 8005738:	d41f      	bmi.n	800577a <_malloc_r+0xd6>
 800573a:	2a0b      	cmp	r2, #11
 800573c:	d917      	bls.n	800576e <_malloc_r+0xca>
 800573e:	1961      	adds	r1, r4, r5
 8005740:	42a3      	cmp	r3, r4
 8005742:	6025      	str	r5, [r4, #0]
 8005744:	bf18      	it	ne
 8005746:	6059      	strne	r1, [r3, #4]
 8005748:	6863      	ldr	r3, [r4, #4]
 800574a:	bf08      	it	eq
 800574c:	f8c8 1000 	streq.w	r1, [r8]
 8005750:	5162      	str	r2, [r4, r5]
 8005752:	604b      	str	r3, [r1, #4]
 8005754:	4638      	mov	r0, r7
 8005756:	f104 060b 	add.w	r6, r4, #11
 800575a:	f000 f829 	bl	80057b0 <__malloc_unlock>
 800575e:	f026 0607 	bic.w	r6, r6, #7
 8005762:	1d23      	adds	r3, r4, #4
 8005764:	1af2      	subs	r2, r6, r3
 8005766:	d0ae      	beq.n	80056c6 <_malloc_r+0x22>
 8005768:	1b9b      	subs	r3, r3, r6
 800576a:	50a3      	str	r3, [r4, r2]
 800576c:	e7ab      	b.n	80056c6 <_malloc_r+0x22>
 800576e:	42a3      	cmp	r3, r4
 8005770:	6862      	ldr	r2, [r4, #4]
 8005772:	d1dd      	bne.n	8005730 <_malloc_r+0x8c>
 8005774:	f8c8 2000 	str.w	r2, [r8]
 8005778:	e7ec      	b.n	8005754 <_malloc_r+0xb0>
 800577a:	4623      	mov	r3, r4
 800577c:	6864      	ldr	r4, [r4, #4]
 800577e:	e7ac      	b.n	80056da <_malloc_r+0x36>
 8005780:	4634      	mov	r4, r6
 8005782:	6876      	ldr	r6, [r6, #4]
 8005784:	e7b4      	b.n	80056f0 <_malloc_r+0x4c>
 8005786:	4613      	mov	r3, r2
 8005788:	e7cc      	b.n	8005724 <_malloc_r+0x80>
 800578a:	230c      	movs	r3, #12
 800578c:	603b      	str	r3, [r7, #0]
 800578e:	4638      	mov	r0, r7
 8005790:	f000 f80e 	bl	80057b0 <__malloc_unlock>
 8005794:	e797      	b.n	80056c6 <_malloc_r+0x22>
 8005796:	6025      	str	r5, [r4, #0]
 8005798:	e7dc      	b.n	8005754 <_malloc_r+0xb0>
 800579a:	605b      	str	r3, [r3, #4]
 800579c:	deff      	udf	#255	; 0xff
 800579e:	bf00      	nop
 80057a0:	20000734 	.word	0x20000734

080057a4 <__malloc_lock>:
 80057a4:	4801      	ldr	r0, [pc, #4]	; (80057ac <__malloc_lock+0x8>)
 80057a6:	f7ff befa 	b.w	800559e <__retarget_lock_acquire_recursive>
 80057aa:	bf00      	nop
 80057ac:	20000730 	.word	0x20000730

080057b0 <__malloc_unlock>:
 80057b0:	4801      	ldr	r0, [pc, #4]	; (80057b8 <__malloc_unlock+0x8>)
 80057b2:	f7ff bef5 	b.w	80055a0 <__retarget_lock_release_recursive>
 80057b6:	bf00      	nop
 80057b8:	20000730 	.word	0x20000730

080057bc <__sfputc_r>:
 80057bc:	6893      	ldr	r3, [r2, #8]
 80057be:	3b01      	subs	r3, #1
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	b410      	push	{r4}
 80057c4:	6093      	str	r3, [r2, #8]
 80057c6:	da08      	bge.n	80057da <__sfputc_r+0x1e>
 80057c8:	6994      	ldr	r4, [r2, #24]
 80057ca:	42a3      	cmp	r3, r4
 80057cc:	db01      	blt.n	80057d2 <__sfputc_r+0x16>
 80057ce:	290a      	cmp	r1, #10
 80057d0:	d103      	bne.n	80057da <__sfputc_r+0x1e>
 80057d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057d6:	f7ff bdd4 	b.w	8005382 <__swbuf_r>
 80057da:	6813      	ldr	r3, [r2, #0]
 80057dc:	1c58      	adds	r0, r3, #1
 80057de:	6010      	str	r0, [r2, #0]
 80057e0:	7019      	strb	r1, [r3, #0]
 80057e2:	4608      	mov	r0, r1
 80057e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057e8:	4770      	bx	lr

080057ea <__sfputs_r>:
 80057ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ec:	4606      	mov	r6, r0
 80057ee:	460f      	mov	r7, r1
 80057f0:	4614      	mov	r4, r2
 80057f2:	18d5      	adds	r5, r2, r3
 80057f4:	42ac      	cmp	r4, r5
 80057f6:	d101      	bne.n	80057fc <__sfputs_r+0x12>
 80057f8:	2000      	movs	r0, #0
 80057fa:	e007      	b.n	800580c <__sfputs_r+0x22>
 80057fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005800:	463a      	mov	r2, r7
 8005802:	4630      	mov	r0, r6
 8005804:	f7ff ffda 	bl	80057bc <__sfputc_r>
 8005808:	1c43      	adds	r3, r0, #1
 800580a:	d1f3      	bne.n	80057f4 <__sfputs_r+0xa>
 800580c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005810 <_vfiprintf_r>:
 8005810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005814:	460d      	mov	r5, r1
 8005816:	b09d      	sub	sp, #116	; 0x74
 8005818:	4614      	mov	r4, r2
 800581a:	4698      	mov	r8, r3
 800581c:	4606      	mov	r6, r0
 800581e:	b118      	cbz	r0, 8005828 <_vfiprintf_r+0x18>
 8005820:	6a03      	ldr	r3, [r0, #32]
 8005822:	b90b      	cbnz	r3, 8005828 <_vfiprintf_r+0x18>
 8005824:	f7ff fcc6 	bl	80051b4 <__sinit>
 8005828:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800582a:	07d9      	lsls	r1, r3, #31
 800582c:	d405      	bmi.n	800583a <_vfiprintf_r+0x2a>
 800582e:	89ab      	ldrh	r3, [r5, #12]
 8005830:	059a      	lsls	r2, r3, #22
 8005832:	d402      	bmi.n	800583a <_vfiprintf_r+0x2a>
 8005834:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005836:	f7ff feb2 	bl	800559e <__retarget_lock_acquire_recursive>
 800583a:	89ab      	ldrh	r3, [r5, #12]
 800583c:	071b      	lsls	r3, r3, #28
 800583e:	d501      	bpl.n	8005844 <_vfiprintf_r+0x34>
 8005840:	692b      	ldr	r3, [r5, #16]
 8005842:	b99b      	cbnz	r3, 800586c <_vfiprintf_r+0x5c>
 8005844:	4629      	mov	r1, r5
 8005846:	4630      	mov	r0, r6
 8005848:	f7ff fdd8 	bl	80053fc <__swsetup_r>
 800584c:	b170      	cbz	r0, 800586c <_vfiprintf_r+0x5c>
 800584e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005850:	07dc      	lsls	r4, r3, #31
 8005852:	d504      	bpl.n	800585e <_vfiprintf_r+0x4e>
 8005854:	f04f 30ff 	mov.w	r0, #4294967295
 8005858:	b01d      	add	sp, #116	; 0x74
 800585a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800585e:	89ab      	ldrh	r3, [r5, #12]
 8005860:	0598      	lsls	r0, r3, #22
 8005862:	d4f7      	bmi.n	8005854 <_vfiprintf_r+0x44>
 8005864:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005866:	f7ff fe9b 	bl	80055a0 <__retarget_lock_release_recursive>
 800586a:	e7f3      	b.n	8005854 <_vfiprintf_r+0x44>
 800586c:	2300      	movs	r3, #0
 800586e:	9309      	str	r3, [sp, #36]	; 0x24
 8005870:	2320      	movs	r3, #32
 8005872:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005876:	f8cd 800c 	str.w	r8, [sp, #12]
 800587a:	2330      	movs	r3, #48	; 0x30
 800587c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005a30 <_vfiprintf_r+0x220>
 8005880:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005884:	f04f 0901 	mov.w	r9, #1
 8005888:	4623      	mov	r3, r4
 800588a:	469a      	mov	sl, r3
 800588c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005890:	b10a      	cbz	r2, 8005896 <_vfiprintf_r+0x86>
 8005892:	2a25      	cmp	r2, #37	; 0x25
 8005894:	d1f9      	bne.n	800588a <_vfiprintf_r+0x7a>
 8005896:	ebba 0b04 	subs.w	fp, sl, r4
 800589a:	d00b      	beq.n	80058b4 <_vfiprintf_r+0xa4>
 800589c:	465b      	mov	r3, fp
 800589e:	4622      	mov	r2, r4
 80058a0:	4629      	mov	r1, r5
 80058a2:	4630      	mov	r0, r6
 80058a4:	f7ff ffa1 	bl	80057ea <__sfputs_r>
 80058a8:	3001      	adds	r0, #1
 80058aa:	f000 80a9 	beq.w	8005a00 <_vfiprintf_r+0x1f0>
 80058ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058b0:	445a      	add	r2, fp
 80058b2:	9209      	str	r2, [sp, #36]	; 0x24
 80058b4:	f89a 3000 	ldrb.w	r3, [sl]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	f000 80a1 	beq.w	8005a00 <_vfiprintf_r+0x1f0>
 80058be:	2300      	movs	r3, #0
 80058c0:	f04f 32ff 	mov.w	r2, #4294967295
 80058c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058c8:	f10a 0a01 	add.w	sl, sl, #1
 80058cc:	9304      	str	r3, [sp, #16]
 80058ce:	9307      	str	r3, [sp, #28]
 80058d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058d4:	931a      	str	r3, [sp, #104]	; 0x68
 80058d6:	4654      	mov	r4, sl
 80058d8:	2205      	movs	r2, #5
 80058da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058de:	4854      	ldr	r0, [pc, #336]	; (8005a30 <_vfiprintf_r+0x220>)
 80058e0:	f7fa fc96 	bl	8000210 <memchr>
 80058e4:	9a04      	ldr	r2, [sp, #16]
 80058e6:	b9d8      	cbnz	r0, 8005920 <_vfiprintf_r+0x110>
 80058e8:	06d1      	lsls	r1, r2, #27
 80058ea:	bf44      	itt	mi
 80058ec:	2320      	movmi	r3, #32
 80058ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058f2:	0713      	lsls	r3, r2, #28
 80058f4:	bf44      	itt	mi
 80058f6:	232b      	movmi	r3, #43	; 0x2b
 80058f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058fc:	f89a 3000 	ldrb.w	r3, [sl]
 8005900:	2b2a      	cmp	r3, #42	; 0x2a
 8005902:	d015      	beq.n	8005930 <_vfiprintf_r+0x120>
 8005904:	9a07      	ldr	r2, [sp, #28]
 8005906:	4654      	mov	r4, sl
 8005908:	2000      	movs	r0, #0
 800590a:	f04f 0c0a 	mov.w	ip, #10
 800590e:	4621      	mov	r1, r4
 8005910:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005914:	3b30      	subs	r3, #48	; 0x30
 8005916:	2b09      	cmp	r3, #9
 8005918:	d94d      	bls.n	80059b6 <_vfiprintf_r+0x1a6>
 800591a:	b1b0      	cbz	r0, 800594a <_vfiprintf_r+0x13a>
 800591c:	9207      	str	r2, [sp, #28]
 800591e:	e014      	b.n	800594a <_vfiprintf_r+0x13a>
 8005920:	eba0 0308 	sub.w	r3, r0, r8
 8005924:	fa09 f303 	lsl.w	r3, r9, r3
 8005928:	4313      	orrs	r3, r2
 800592a:	9304      	str	r3, [sp, #16]
 800592c:	46a2      	mov	sl, r4
 800592e:	e7d2      	b.n	80058d6 <_vfiprintf_r+0xc6>
 8005930:	9b03      	ldr	r3, [sp, #12]
 8005932:	1d19      	adds	r1, r3, #4
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	9103      	str	r1, [sp, #12]
 8005938:	2b00      	cmp	r3, #0
 800593a:	bfbb      	ittet	lt
 800593c:	425b      	neglt	r3, r3
 800593e:	f042 0202 	orrlt.w	r2, r2, #2
 8005942:	9307      	strge	r3, [sp, #28]
 8005944:	9307      	strlt	r3, [sp, #28]
 8005946:	bfb8      	it	lt
 8005948:	9204      	strlt	r2, [sp, #16]
 800594a:	7823      	ldrb	r3, [r4, #0]
 800594c:	2b2e      	cmp	r3, #46	; 0x2e
 800594e:	d10c      	bne.n	800596a <_vfiprintf_r+0x15a>
 8005950:	7863      	ldrb	r3, [r4, #1]
 8005952:	2b2a      	cmp	r3, #42	; 0x2a
 8005954:	d134      	bne.n	80059c0 <_vfiprintf_r+0x1b0>
 8005956:	9b03      	ldr	r3, [sp, #12]
 8005958:	1d1a      	adds	r2, r3, #4
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	9203      	str	r2, [sp, #12]
 800595e:	2b00      	cmp	r3, #0
 8005960:	bfb8      	it	lt
 8005962:	f04f 33ff 	movlt.w	r3, #4294967295
 8005966:	3402      	adds	r4, #2
 8005968:	9305      	str	r3, [sp, #20]
 800596a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005a40 <_vfiprintf_r+0x230>
 800596e:	7821      	ldrb	r1, [r4, #0]
 8005970:	2203      	movs	r2, #3
 8005972:	4650      	mov	r0, sl
 8005974:	f7fa fc4c 	bl	8000210 <memchr>
 8005978:	b138      	cbz	r0, 800598a <_vfiprintf_r+0x17a>
 800597a:	9b04      	ldr	r3, [sp, #16]
 800597c:	eba0 000a 	sub.w	r0, r0, sl
 8005980:	2240      	movs	r2, #64	; 0x40
 8005982:	4082      	lsls	r2, r0
 8005984:	4313      	orrs	r3, r2
 8005986:	3401      	adds	r4, #1
 8005988:	9304      	str	r3, [sp, #16]
 800598a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800598e:	4829      	ldr	r0, [pc, #164]	; (8005a34 <_vfiprintf_r+0x224>)
 8005990:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005994:	2206      	movs	r2, #6
 8005996:	f7fa fc3b 	bl	8000210 <memchr>
 800599a:	2800      	cmp	r0, #0
 800599c:	d03f      	beq.n	8005a1e <_vfiprintf_r+0x20e>
 800599e:	4b26      	ldr	r3, [pc, #152]	; (8005a38 <_vfiprintf_r+0x228>)
 80059a0:	bb1b      	cbnz	r3, 80059ea <_vfiprintf_r+0x1da>
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	3307      	adds	r3, #7
 80059a6:	f023 0307 	bic.w	r3, r3, #7
 80059aa:	3308      	adds	r3, #8
 80059ac:	9303      	str	r3, [sp, #12]
 80059ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059b0:	443b      	add	r3, r7
 80059b2:	9309      	str	r3, [sp, #36]	; 0x24
 80059b4:	e768      	b.n	8005888 <_vfiprintf_r+0x78>
 80059b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80059ba:	460c      	mov	r4, r1
 80059bc:	2001      	movs	r0, #1
 80059be:	e7a6      	b.n	800590e <_vfiprintf_r+0xfe>
 80059c0:	2300      	movs	r3, #0
 80059c2:	3401      	adds	r4, #1
 80059c4:	9305      	str	r3, [sp, #20]
 80059c6:	4619      	mov	r1, r3
 80059c8:	f04f 0c0a 	mov.w	ip, #10
 80059cc:	4620      	mov	r0, r4
 80059ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059d2:	3a30      	subs	r2, #48	; 0x30
 80059d4:	2a09      	cmp	r2, #9
 80059d6:	d903      	bls.n	80059e0 <_vfiprintf_r+0x1d0>
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d0c6      	beq.n	800596a <_vfiprintf_r+0x15a>
 80059dc:	9105      	str	r1, [sp, #20]
 80059de:	e7c4      	b.n	800596a <_vfiprintf_r+0x15a>
 80059e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80059e4:	4604      	mov	r4, r0
 80059e6:	2301      	movs	r3, #1
 80059e8:	e7f0      	b.n	80059cc <_vfiprintf_r+0x1bc>
 80059ea:	ab03      	add	r3, sp, #12
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	462a      	mov	r2, r5
 80059f0:	4b12      	ldr	r3, [pc, #72]	; (8005a3c <_vfiprintf_r+0x22c>)
 80059f2:	a904      	add	r1, sp, #16
 80059f4:	4630      	mov	r0, r6
 80059f6:	f3af 8000 	nop.w
 80059fa:	4607      	mov	r7, r0
 80059fc:	1c78      	adds	r0, r7, #1
 80059fe:	d1d6      	bne.n	80059ae <_vfiprintf_r+0x19e>
 8005a00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a02:	07d9      	lsls	r1, r3, #31
 8005a04:	d405      	bmi.n	8005a12 <_vfiprintf_r+0x202>
 8005a06:	89ab      	ldrh	r3, [r5, #12]
 8005a08:	059a      	lsls	r2, r3, #22
 8005a0a:	d402      	bmi.n	8005a12 <_vfiprintf_r+0x202>
 8005a0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a0e:	f7ff fdc7 	bl	80055a0 <__retarget_lock_release_recursive>
 8005a12:	89ab      	ldrh	r3, [r5, #12]
 8005a14:	065b      	lsls	r3, r3, #25
 8005a16:	f53f af1d 	bmi.w	8005854 <_vfiprintf_r+0x44>
 8005a1a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a1c:	e71c      	b.n	8005858 <_vfiprintf_r+0x48>
 8005a1e:	ab03      	add	r3, sp, #12
 8005a20:	9300      	str	r3, [sp, #0]
 8005a22:	462a      	mov	r2, r5
 8005a24:	4b05      	ldr	r3, [pc, #20]	; (8005a3c <_vfiprintf_r+0x22c>)
 8005a26:	a904      	add	r1, sp, #16
 8005a28:	4630      	mov	r0, r6
 8005a2a:	f000 f879 	bl	8005b20 <_printf_i>
 8005a2e:	e7e4      	b.n	80059fa <_vfiprintf_r+0x1ea>
 8005a30:	080062f2 	.word	0x080062f2
 8005a34:	080062fc 	.word	0x080062fc
 8005a38:	00000000 	.word	0x00000000
 8005a3c:	080057eb 	.word	0x080057eb
 8005a40:	080062f8 	.word	0x080062f8

08005a44 <_printf_common>:
 8005a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a48:	4616      	mov	r6, r2
 8005a4a:	4699      	mov	r9, r3
 8005a4c:	688a      	ldr	r2, [r1, #8]
 8005a4e:	690b      	ldr	r3, [r1, #16]
 8005a50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a54:	4293      	cmp	r3, r2
 8005a56:	bfb8      	it	lt
 8005a58:	4613      	movlt	r3, r2
 8005a5a:	6033      	str	r3, [r6, #0]
 8005a5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a60:	4607      	mov	r7, r0
 8005a62:	460c      	mov	r4, r1
 8005a64:	b10a      	cbz	r2, 8005a6a <_printf_common+0x26>
 8005a66:	3301      	adds	r3, #1
 8005a68:	6033      	str	r3, [r6, #0]
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	0699      	lsls	r1, r3, #26
 8005a6e:	bf42      	ittt	mi
 8005a70:	6833      	ldrmi	r3, [r6, #0]
 8005a72:	3302      	addmi	r3, #2
 8005a74:	6033      	strmi	r3, [r6, #0]
 8005a76:	6825      	ldr	r5, [r4, #0]
 8005a78:	f015 0506 	ands.w	r5, r5, #6
 8005a7c:	d106      	bne.n	8005a8c <_printf_common+0x48>
 8005a7e:	f104 0a19 	add.w	sl, r4, #25
 8005a82:	68e3      	ldr	r3, [r4, #12]
 8005a84:	6832      	ldr	r2, [r6, #0]
 8005a86:	1a9b      	subs	r3, r3, r2
 8005a88:	42ab      	cmp	r3, r5
 8005a8a:	dc26      	bgt.n	8005ada <_printf_common+0x96>
 8005a8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a90:	1e13      	subs	r3, r2, #0
 8005a92:	6822      	ldr	r2, [r4, #0]
 8005a94:	bf18      	it	ne
 8005a96:	2301      	movne	r3, #1
 8005a98:	0692      	lsls	r2, r2, #26
 8005a9a:	d42b      	bmi.n	8005af4 <_printf_common+0xb0>
 8005a9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005aa0:	4649      	mov	r1, r9
 8005aa2:	4638      	mov	r0, r7
 8005aa4:	47c0      	blx	r8
 8005aa6:	3001      	adds	r0, #1
 8005aa8:	d01e      	beq.n	8005ae8 <_printf_common+0xa4>
 8005aaa:	6823      	ldr	r3, [r4, #0]
 8005aac:	6922      	ldr	r2, [r4, #16]
 8005aae:	f003 0306 	and.w	r3, r3, #6
 8005ab2:	2b04      	cmp	r3, #4
 8005ab4:	bf02      	ittt	eq
 8005ab6:	68e5      	ldreq	r5, [r4, #12]
 8005ab8:	6833      	ldreq	r3, [r6, #0]
 8005aba:	1aed      	subeq	r5, r5, r3
 8005abc:	68a3      	ldr	r3, [r4, #8]
 8005abe:	bf0c      	ite	eq
 8005ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ac4:	2500      	movne	r5, #0
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	bfc4      	itt	gt
 8005aca:	1a9b      	subgt	r3, r3, r2
 8005acc:	18ed      	addgt	r5, r5, r3
 8005ace:	2600      	movs	r6, #0
 8005ad0:	341a      	adds	r4, #26
 8005ad2:	42b5      	cmp	r5, r6
 8005ad4:	d11a      	bne.n	8005b0c <_printf_common+0xc8>
 8005ad6:	2000      	movs	r0, #0
 8005ad8:	e008      	b.n	8005aec <_printf_common+0xa8>
 8005ada:	2301      	movs	r3, #1
 8005adc:	4652      	mov	r2, sl
 8005ade:	4649      	mov	r1, r9
 8005ae0:	4638      	mov	r0, r7
 8005ae2:	47c0      	blx	r8
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	d103      	bne.n	8005af0 <_printf_common+0xac>
 8005ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005af0:	3501      	adds	r5, #1
 8005af2:	e7c6      	b.n	8005a82 <_printf_common+0x3e>
 8005af4:	18e1      	adds	r1, r4, r3
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	2030      	movs	r0, #48	; 0x30
 8005afa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005afe:	4422      	add	r2, r4
 8005b00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b08:	3302      	adds	r3, #2
 8005b0a:	e7c7      	b.n	8005a9c <_printf_common+0x58>
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	4622      	mov	r2, r4
 8005b10:	4649      	mov	r1, r9
 8005b12:	4638      	mov	r0, r7
 8005b14:	47c0      	blx	r8
 8005b16:	3001      	adds	r0, #1
 8005b18:	d0e6      	beq.n	8005ae8 <_printf_common+0xa4>
 8005b1a:	3601      	adds	r6, #1
 8005b1c:	e7d9      	b.n	8005ad2 <_printf_common+0x8e>
	...

08005b20 <_printf_i>:
 8005b20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b24:	7e0f      	ldrb	r7, [r1, #24]
 8005b26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b28:	2f78      	cmp	r7, #120	; 0x78
 8005b2a:	4691      	mov	r9, r2
 8005b2c:	4680      	mov	r8, r0
 8005b2e:	460c      	mov	r4, r1
 8005b30:	469a      	mov	sl, r3
 8005b32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b36:	d807      	bhi.n	8005b48 <_printf_i+0x28>
 8005b38:	2f62      	cmp	r7, #98	; 0x62
 8005b3a:	d80a      	bhi.n	8005b52 <_printf_i+0x32>
 8005b3c:	2f00      	cmp	r7, #0
 8005b3e:	f000 80d4 	beq.w	8005cea <_printf_i+0x1ca>
 8005b42:	2f58      	cmp	r7, #88	; 0x58
 8005b44:	f000 80c0 	beq.w	8005cc8 <_printf_i+0x1a8>
 8005b48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b50:	e03a      	b.n	8005bc8 <_printf_i+0xa8>
 8005b52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b56:	2b15      	cmp	r3, #21
 8005b58:	d8f6      	bhi.n	8005b48 <_printf_i+0x28>
 8005b5a:	a101      	add	r1, pc, #4	; (adr r1, 8005b60 <_printf_i+0x40>)
 8005b5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b60:	08005bb9 	.word	0x08005bb9
 8005b64:	08005bcd 	.word	0x08005bcd
 8005b68:	08005b49 	.word	0x08005b49
 8005b6c:	08005b49 	.word	0x08005b49
 8005b70:	08005b49 	.word	0x08005b49
 8005b74:	08005b49 	.word	0x08005b49
 8005b78:	08005bcd 	.word	0x08005bcd
 8005b7c:	08005b49 	.word	0x08005b49
 8005b80:	08005b49 	.word	0x08005b49
 8005b84:	08005b49 	.word	0x08005b49
 8005b88:	08005b49 	.word	0x08005b49
 8005b8c:	08005cd1 	.word	0x08005cd1
 8005b90:	08005bf9 	.word	0x08005bf9
 8005b94:	08005c8b 	.word	0x08005c8b
 8005b98:	08005b49 	.word	0x08005b49
 8005b9c:	08005b49 	.word	0x08005b49
 8005ba0:	08005cf3 	.word	0x08005cf3
 8005ba4:	08005b49 	.word	0x08005b49
 8005ba8:	08005bf9 	.word	0x08005bf9
 8005bac:	08005b49 	.word	0x08005b49
 8005bb0:	08005b49 	.word	0x08005b49
 8005bb4:	08005c93 	.word	0x08005c93
 8005bb8:	682b      	ldr	r3, [r5, #0]
 8005bba:	1d1a      	adds	r2, r3, #4
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	602a      	str	r2, [r5, #0]
 8005bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e09f      	b.n	8005d0c <_printf_i+0x1ec>
 8005bcc:	6820      	ldr	r0, [r4, #0]
 8005bce:	682b      	ldr	r3, [r5, #0]
 8005bd0:	0607      	lsls	r7, r0, #24
 8005bd2:	f103 0104 	add.w	r1, r3, #4
 8005bd6:	6029      	str	r1, [r5, #0]
 8005bd8:	d501      	bpl.n	8005bde <_printf_i+0xbe>
 8005bda:	681e      	ldr	r6, [r3, #0]
 8005bdc:	e003      	b.n	8005be6 <_printf_i+0xc6>
 8005bde:	0646      	lsls	r6, r0, #25
 8005be0:	d5fb      	bpl.n	8005bda <_printf_i+0xba>
 8005be2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005be6:	2e00      	cmp	r6, #0
 8005be8:	da03      	bge.n	8005bf2 <_printf_i+0xd2>
 8005bea:	232d      	movs	r3, #45	; 0x2d
 8005bec:	4276      	negs	r6, r6
 8005bee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bf2:	485a      	ldr	r0, [pc, #360]	; (8005d5c <_printf_i+0x23c>)
 8005bf4:	230a      	movs	r3, #10
 8005bf6:	e012      	b.n	8005c1e <_printf_i+0xfe>
 8005bf8:	682b      	ldr	r3, [r5, #0]
 8005bfa:	6820      	ldr	r0, [r4, #0]
 8005bfc:	1d19      	adds	r1, r3, #4
 8005bfe:	6029      	str	r1, [r5, #0]
 8005c00:	0605      	lsls	r5, r0, #24
 8005c02:	d501      	bpl.n	8005c08 <_printf_i+0xe8>
 8005c04:	681e      	ldr	r6, [r3, #0]
 8005c06:	e002      	b.n	8005c0e <_printf_i+0xee>
 8005c08:	0641      	lsls	r1, r0, #25
 8005c0a:	d5fb      	bpl.n	8005c04 <_printf_i+0xe4>
 8005c0c:	881e      	ldrh	r6, [r3, #0]
 8005c0e:	4853      	ldr	r0, [pc, #332]	; (8005d5c <_printf_i+0x23c>)
 8005c10:	2f6f      	cmp	r7, #111	; 0x6f
 8005c12:	bf0c      	ite	eq
 8005c14:	2308      	moveq	r3, #8
 8005c16:	230a      	movne	r3, #10
 8005c18:	2100      	movs	r1, #0
 8005c1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c1e:	6865      	ldr	r5, [r4, #4]
 8005c20:	60a5      	str	r5, [r4, #8]
 8005c22:	2d00      	cmp	r5, #0
 8005c24:	bfa2      	ittt	ge
 8005c26:	6821      	ldrge	r1, [r4, #0]
 8005c28:	f021 0104 	bicge.w	r1, r1, #4
 8005c2c:	6021      	strge	r1, [r4, #0]
 8005c2e:	b90e      	cbnz	r6, 8005c34 <_printf_i+0x114>
 8005c30:	2d00      	cmp	r5, #0
 8005c32:	d04b      	beq.n	8005ccc <_printf_i+0x1ac>
 8005c34:	4615      	mov	r5, r2
 8005c36:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c3a:	fb03 6711 	mls	r7, r3, r1, r6
 8005c3e:	5dc7      	ldrb	r7, [r0, r7]
 8005c40:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c44:	4637      	mov	r7, r6
 8005c46:	42bb      	cmp	r3, r7
 8005c48:	460e      	mov	r6, r1
 8005c4a:	d9f4      	bls.n	8005c36 <_printf_i+0x116>
 8005c4c:	2b08      	cmp	r3, #8
 8005c4e:	d10b      	bne.n	8005c68 <_printf_i+0x148>
 8005c50:	6823      	ldr	r3, [r4, #0]
 8005c52:	07de      	lsls	r6, r3, #31
 8005c54:	d508      	bpl.n	8005c68 <_printf_i+0x148>
 8005c56:	6923      	ldr	r3, [r4, #16]
 8005c58:	6861      	ldr	r1, [r4, #4]
 8005c5a:	4299      	cmp	r1, r3
 8005c5c:	bfde      	ittt	le
 8005c5e:	2330      	movle	r3, #48	; 0x30
 8005c60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c64:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c68:	1b52      	subs	r2, r2, r5
 8005c6a:	6122      	str	r2, [r4, #16]
 8005c6c:	f8cd a000 	str.w	sl, [sp]
 8005c70:	464b      	mov	r3, r9
 8005c72:	aa03      	add	r2, sp, #12
 8005c74:	4621      	mov	r1, r4
 8005c76:	4640      	mov	r0, r8
 8005c78:	f7ff fee4 	bl	8005a44 <_printf_common>
 8005c7c:	3001      	adds	r0, #1
 8005c7e:	d14a      	bne.n	8005d16 <_printf_i+0x1f6>
 8005c80:	f04f 30ff 	mov.w	r0, #4294967295
 8005c84:	b004      	add	sp, #16
 8005c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	f043 0320 	orr.w	r3, r3, #32
 8005c90:	6023      	str	r3, [r4, #0]
 8005c92:	4833      	ldr	r0, [pc, #204]	; (8005d60 <_printf_i+0x240>)
 8005c94:	2778      	movs	r7, #120	; 0x78
 8005c96:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005c9a:	6823      	ldr	r3, [r4, #0]
 8005c9c:	6829      	ldr	r1, [r5, #0]
 8005c9e:	061f      	lsls	r7, r3, #24
 8005ca0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ca4:	d402      	bmi.n	8005cac <_printf_i+0x18c>
 8005ca6:	065f      	lsls	r7, r3, #25
 8005ca8:	bf48      	it	mi
 8005caa:	b2b6      	uxthmi	r6, r6
 8005cac:	07df      	lsls	r7, r3, #31
 8005cae:	bf48      	it	mi
 8005cb0:	f043 0320 	orrmi.w	r3, r3, #32
 8005cb4:	6029      	str	r1, [r5, #0]
 8005cb6:	bf48      	it	mi
 8005cb8:	6023      	strmi	r3, [r4, #0]
 8005cba:	b91e      	cbnz	r6, 8005cc4 <_printf_i+0x1a4>
 8005cbc:	6823      	ldr	r3, [r4, #0]
 8005cbe:	f023 0320 	bic.w	r3, r3, #32
 8005cc2:	6023      	str	r3, [r4, #0]
 8005cc4:	2310      	movs	r3, #16
 8005cc6:	e7a7      	b.n	8005c18 <_printf_i+0xf8>
 8005cc8:	4824      	ldr	r0, [pc, #144]	; (8005d5c <_printf_i+0x23c>)
 8005cca:	e7e4      	b.n	8005c96 <_printf_i+0x176>
 8005ccc:	4615      	mov	r5, r2
 8005cce:	e7bd      	b.n	8005c4c <_printf_i+0x12c>
 8005cd0:	682b      	ldr	r3, [r5, #0]
 8005cd2:	6826      	ldr	r6, [r4, #0]
 8005cd4:	6961      	ldr	r1, [r4, #20]
 8005cd6:	1d18      	adds	r0, r3, #4
 8005cd8:	6028      	str	r0, [r5, #0]
 8005cda:	0635      	lsls	r5, r6, #24
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	d501      	bpl.n	8005ce4 <_printf_i+0x1c4>
 8005ce0:	6019      	str	r1, [r3, #0]
 8005ce2:	e002      	b.n	8005cea <_printf_i+0x1ca>
 8005ce4:	0670      	lsls	r0, r6, #25
 8005ce6:	d5fb      	bpl.n	8005ce0 <_printf_i+0x1c0>
 8005ce8:	8019      	strh	r1, [r3, #0]
 8005cea:	2300      	movs	r3, #0
 8005cec:	6123      	str	r3, [r4, #16]
 8005cee:	4615      	mov	r5, r2
 8005cf0:	e7bc      	b.n	8005c6c <_printf_i+0x14c>
 8005cf2:	682b      	ldr	r3, [r5, #0]
 8005cf4:	1d1a      	adds	r2, r3, #4
 8005cf6:	602a      	str	r2, [r5, #0]
 8005cf8:	681d      	ldr	r5, [r3, #0]
 8005cfa:	6862      	ldr	r2, [r4, #4]
 8005cfc:	2100      	movs	r1, #0
 8005cfe:	4628      	mov	r0, r5
 8005d00:	f7fa fa86 	bl	8000210 <memchr>
 8005d04:	b108      	cbz	r0, 8005d0a <_printf_i+0x1ea>
 8005d06:	1b40      	subs	r0, r0, r5
 8005d08:	6060      	str	r0, [r4, #4]
 8005d0a:	6863      	ldr	r3, [r4, #4]
 8005d0c:	6123      	str	r3, [r4, #16]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d14:	e7aa      	b.n	8005c6c <_printf_i+0x14c>
 8005d16:	6923      	ldr	r3, [r4, #16]
 8005d18:	462a      	mov	r2, r5
 8005d1a:	4649      	mov	r1, r9
 8005d1c:	4640      	mov	r0, r8
 8005d1e:	47d0      	blx	sl
 8005d20:	3001      	adds	r0, #1
 8005d22:	d0ad      	beq.n	8005c80 <_printf_i+0x160>
 8005d24:	6823      	ldr	r3, [r4, #0]
 8005d26:	079b      	lsls	r3, r3, #30
 8005d28:	d413      	bmi.n	8005d52 <_printf_i+0x232>
 8005d2a:	68e0      	ldr	r0, [r4, #12]
 8005d2c:	9b03      	ldr	r3, [sp, #12]
 8005d2e:	4298      	cmp	r0, r3
 8005d30:	bfb8      	it	lt
 8005d32:	4618      	movlt	r0, r3
 8005d34:	e7a6      	b.n	8005c84 <_printf_i+0x164>
 8005d36:	2301      	movs	r3, #1
 8005d38:	4632      	mov	r2, r6
 8005d3a:	4649      	mov	r1, r9
 8005d3c:	4640      	mov	r0, r8
 8005d3e:	47d0      	blx	sl
 8005d40:	3001      	adds	r0, #1
 8005d42:	d09d      	beq.n	8005c80 <_printf_i+0x160>
 8005d44:	3501      	adds	r5, #1
 8005d46:	68e3      	ldr	r3, [r4, #12]
 8005d48:	9903      	ldr	r1, [sp, #12]
 8005d4a:	1a5b      	subs	r3, r3, r1
 8005d4c:	42ab      	cmp	r3, r5
 8005d4e:	dcf2      	bgt.n	8005d36 <_printf_i+0x216>
 8005d50:	e7eb      	b.n	8005d2a <_printf_i+0x20a>
 8005d52:	2500      	movs	r5, #0
 8005d54:	f104 0619 	add.w	r6, r4, #25
 8005d58:	e7f5      	b.n	8005d46 <_printf_i+0x226>
 8005d5a:	bf00      	nop
 8005d5c:	08006303 	.word	0x08006303
 8005d60:	08006314 	.word	0x08006314

08005d64 <__sflush_r>:
 8005d64:	898a      	ldrh	r2, [r1, #12]
 8005d66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d6a:	4605      	mov	r5, r0
 8005d6c:	0710      	lsls	r0, r2, #28
 8005d6e:	460c      	mov	r4, r1
 8005d70:	d458      	bmi.n	8005e24 <__sflush_r+0xc0>
 8005d72:	684b      	ldr	r3, [r1, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	dc05      	bgt.n	8005d84 <__sflush_r+0x20>
 8005d78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	dc02      	bgt.n	8005d84 <__sflush_r+0x20>
 8005d7e:	2000      	movs	r0, #0
 8005d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d86:	2e00      	cmp	r6, #0
 8005d88:	d0f9      	beq.n	8005d7e <__sflush_r+0x1a>
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d90:	682f      	ldr	r7, [r5, #0]
 8005d92:	6a21      	ldr	r1, [r4, #32]
 8005d94:	602b      	str	r3, [r5, #0]
 8005d96:	d032      	beq.n	8005dfe <__sflush_r+0x9a>
 8005d98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d9a:	89a3      	ldrh	r3, [r4, #12]
 8005d9c:	075a      	lsls	r2, r3, #29
 8005d9e:	d505      	bpl.n	8005dac <__sflush_r+0x48>
 8005da0:	6863      	ldr	r3, [r4, #4]
 8005da2:	1ac0      	subs	r0, r0, r3
 8005da4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005da6:	b10b      	cbz	r3, 8005dac <__sflush_r+0x48>
 8005da8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005daa:	1ac0      	subs	r0, r0, r3
 8005dac:	2300      	movs	r3, #0
 8005dae:	4602      	mov	r2, r0
 8005db0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005db2:	6a21      	ldr	r1, [r4, #32]
 8005db4:	4628      	mov	r0, r5
 8005db6:	47b0      	blx	r6
 8005db8:	1c43      	adds	r3, r0, #1
 8005dba:	89a3      	ldrh	r3, [r4, #12]
 8005dbc:	d106      	bne.n	8005dcc <__sflush_r+0x68>
 8005dbe:	6829      	ldr	r1, [r5, #0]
 8005dc0:	291d      	cmp	r1, #29
 8005dc2:	d82b      	bhi.n	8005e1c <__sflush_r+0xb8>
 8005dc4:	4a29      	ldr	r2, [pc, #164]	; (8005e6c <__sflush_r+0x108>)
 8005dc6:	410a      	asrs	r2, r1
 8005dc8:	07d6      	lsls	r6, r2, #31
 8005dca:	d427      	bmi.n	8005e1c <__sflush_r+0xb8>
 8005dcc:	2200      	movs	r2, #0
 8005dce:	6062      	str	r2, [r4, #4]
 8005dd0:	04d9      	lsls	r1, r3, #19
 8005dd2:	6922      	ldr	r2, [r4, #16]
 8005dd4:	6022      	str	r2, [r4, #0]
 8005dd6:	d504      	bpl.n	8005de2 <__sflush_r+0x7e>
 8005dd8:	1c42      	adds	r2, r0, #1
 8005dda:	d101      	bne.n	8005de0 <__sflush_r+0x7c>
 8005ddc:	682b      	ldr	r3, [r5, #0]
 8005dde:	b903      	cbnz	r3, 8005de2 <__sflush_r+0x7e>
 8005de0:	6560      	str	r0, [r4, #84]	; 0x54
 8005de2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005de4:	602f      	str	r7, [r5, #0]
 8005de6:	2900      	cmp	r1, #0
 8005de8:	d0c9      	beq.n	8005d7e <__sflush_r+0x1a>
 8005dea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005dee:	4299      	cmp	r1, r3
 8005df0:	d002      	beq.n	8005df8 <__sflush_r+0x94>
 8005df2:	4628      	mov	r0, r5
 8005df4:	f7ff fbea 	bl	80055cc <_free_r>
 8005df8:	2000      	movs	r0, #0
 8005dfa:	6360      	str	r0, [r4, #52]	; 0x34
 8005dfc:	e7c0      	b.n	8005d80 <__sflush_r+0x1c>
 8005dfe:	2301      	movs	r3, #1
 8005e00:	4628      	mov	r0, r5
 8005e02:	47b0      	blx	r6
 8005e04:	1c41      	adds	r1, r0, #1
 8005e06:	d1c8      	bne.n	8005d9a <__sflush_r+0x36>
 8005e08:	682b      	ldr	r3, [r5, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d0c5      	beq.n	8005d9a <__sflush_r+0x36>
 8005e0e:	2b1d      	cmp	r3, #29
 8005e10:	d001      	beq.n	8005e16 <__sflush_r+0xb2>
 8005e12:	2b16      	cmp	r3, #22
 8005e14:	d101      	bne.n	8005e1a <__sflush_r+0xb6>
 8005e16:	602f      	str	r7, [r5, #0]
 8005e18:	e7b1      	b.n	8005d7e <__sflush_r+0x1a>
 8005e1a:	89a3      	ldrh	r3, [r4, #12]
 8005e1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e20:	81a3      	strh	r3, [r4, #12]
 8005e22:	e7ad      	b.n	8005d80 <__sflush_r+0x1c>
 8005e24:	690f      	ldr	r7, [r1, #16]
 8005e26:	2f00      	cmp	r7, #0
 8005e28:	d0a9      	beq.n	8005d7e <__sflush_r+0x1a>
 8005e2a:	0793      	lsls	r3, r2, #30
 8005e2c:	680e      	ldr	r6, [r1, #0]
 8005e2e:	bf08      	it	eq
 8005e30:	694b      	ldreq	r3, [r1, #20]
 8005e32:	600f      	str	r7, [r1, #0]
 8005e34:	bf18      	it	ne
 8005e36:	2300      	movne	r3, #0
 8005e38:	eba6 0807 	sub.w	r8, r6, r7
 8005e3c:	608b      	str	r3, [r1, #8]
 8005e3e:	f1b8 0f00 	cmp.w	r8, #0
 8005e42:	dd9c      	ble.n	8005d7e <__sflush_r+0x1a>
 8005e44:	6a21      	ldr	r1, [r4, #32]
 8005e46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005e48:	4643      	mov	r3, r8
 8005e4a:	463a      	mov	r2, r7
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	47b0      	blx	r6
 8005e50:	2800      	cmp	r0, #0
 8005e52:	dc06      	bgt.n	8005e62 <__sflush_r+0xfe>
 8005e54:	89a3      	ldrh	r3, [r4, #12]
 8005e56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e5a:	81a3      	strh	r3, [r4, #12]
 8005e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e60:	e78e      	b.n	8005d80 <__sflush_r+0x1c>
 8005e62:	4407      	add	r7, r0
 8005e64:	eba8 0800 	sub.w	r8, r8, r0
 8005e68:	e7e9      	b.n	8005e3e <__sflush_r+0xda>
 8005e6a:	bf00      	nop
 8005e6c:	dfbffffe 	.word	0xdfbffffe

08005e70 <_fflush_r>:
 8005e70:	b538      	push	{r3, r4, r5, lr}
 8005e72:	690b      	ldr	r3, [r1, #16]
 8005e74:	4605      	mov	r5, r0
 8005e76:	460c      	mov	r4, r1
 8005e78:	b913      	cbnz	r3, 8005e80 <_fflush_r+0x10>
 8005e7a:	2500      	movs	r5, #0
 8005e7c:	4628      	mov	r0, r5
 8005e7e:	bd38      	pop	{r3, r4, r5, pc}
 8005e80:	b118      	cbz	r0, 8005e8a <_fflush_r+0x1a>
 8005e82:	6a03      	ldr	r3, [r0, #32]
 8005e84:	b90b      	cbnz	r3, 8005e8a <_fflush_r+0x1a>
 8005e86:	f7ff f995 	bl	80051b4 <__sinit>
 8005e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d0f3      	beq.n	8005e7a <_fflush_r+0xa>
 8005e92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e94:	07d0      	lsls	r0, r2, #31
 8005e96:	d404      	bmi.n	8005ea2 <_fflush_r+0x32>
 8005e98:	0599      	lsls	r1, r3, #22
 8005e9a:	d402      	bmi.n	8005ea2 <_fflush_r+0x32>
 8005e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e9e:	f7ff fb7e 	bl	800559e <__retarget_lock_acquire_recursive>
 8005ea2:	4628      	mov	r0, r5
 8005ea4:	4621      	mov	r1, r4
 8005ea6:	f7ff ff5d 	bl	8005d64 <__sflush_r>
 8005eaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005eac:	07da      	lsls	r2, r3, #31
 8005eae:	4605      	mov	r5, r0
 8005eb0:	d4e4      	bmi.n	8005e7c <_fflush_r+0xc>
 8005eb2:	89a3      	ldrh	r3, [r4, #12]
 8005eb4:	059b      	lsls	r3, r3, #22
 8005eb6:	d4e1      	bmi.n	8005e7c <_fflush_r+0xc>
 8005eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005eba:	f7ff fb71 	bl	80055a0 <__retarget_lock_release_recursive>
 8005ebe:	e7dd      	b.n	8005e7c <_fflush_r+0xc>

08005ec0 <__swhatbuf_r>:
 8005ec0:	b570      	push	{r4, r5, r6, lr}
 8005ec2:	460c      	mov	r4, r1
 8005ec4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ec8:	2900      	cmp	r1, #0
 8005eca:	b096      	sub	sp, #88	; 0x58
 8005ecc:	4615      	mov	r5, r2
 8005ece:	461e      	mov	r6, r3
 8005ed0:	da0d      	bge.n	8005eee <__swhatbuf_r+0x2e>
 8005ed2:	89a3      	ldrh	r3, [r4, #12]
 8005ed4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005ed8:	f04f 0100 	mov.w	r1, #0
 8005edc:	bf0c      	ite	eq
 8005ede:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005ee2:	2340      	movne	r3, #64	; 0x40
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	6031      	str	r1, [r6, #0]
 8005ee8:	602b      	str	r3, [r5, #0]
 8005eea:	b016      	add	sp, #88	; 0x58
 8005eec:	bd70      	pop	{r4, r5, r6, pc}
 8005eee:	466a      	mov	r2, sp
 8005ef0:	f000 f878 	bl	8005fe4 <_fstat_r>
 8005ef4:	2800      	cmp	r0, #0
 8005ef6:	dbec      	blt.n	8005ed2 <__swhatbuf_r+0x12>
 8005ef8:	9901      	ldr	r1, [sp, #4]
 8005efa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005efe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005f02:	4259      	negs	r1, r3
 8005f04:	4159      	adcs	r1, r3
 8005f06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f0a:	e7eb      	b.n	8005ee4 <__swhatbuf_r+0x24>

08005f0c <__smakebuf_r>:
 8005f0c:	898b      	ldrh	r3, [r1, #12]
 8005f0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f10:	079d      	lsls	r5, r3, #30
 8005f12:	4606      	mov	r6, r0
 8005f14:	460c      	mov	r4, r1
 8005f16:	d507      	bpl.n	8005f28 <__smakebuf_r+0x1c>
 8005f18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f1c:	6023      	str	r3, [r4, #0]
 8005f1e:	6123      	str	r3, [r4, #16]
 8005f20:	2301      	movs	r3, #1
 8005f22:	6163      	str	r3, [r4, #20]
 8005f24:	b002      	add	sp, #8
 8005f26:	bd70      	pop	{r4, r5, r6, pc}
 8005f28:	ab01      	add	r3, sp, #4
 8005f2a:	466a      	mov	r2, sp
 8005f2c:	f7ff ffc8 	bl	8005ec0 <__swhatbuf_r>
 8005f30:	9900      	ldr	r1, [sp, #0]
 8005f32:	4605      	mov	r5, r0
 8005f34:	4630      	mov	r0, r6
 8005f36:	f7ff fbb5 	bl	80056a4 <_malloc_r>
 8005f3a:	b948      	cbnz	r0, 8005f50 <__smakebuf_r+0x44>
 8005f3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f40:	059a      	lsls	r2, r3, #22
 8005f42:	d4ef      	bmi.n	8005f24 <__smakebuf_r+0x18>
 8005f44:	f023 0303 	bic.w	r3, r3, #3
 8005f48:	f043 0302 	orr.w	r3, r3, #2
 8005f4c:	81a3      	strh	r3, [r4, #12]
 8005f4e:	e7e3      	b.n	8005f18 <__smakebuf_r+0xc>
 8005f50:	89a3      	ldrh	r3, [r4, #12]
 8005f52:	6020      	str	r0, [r4, #0]
 8005f54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f58:	81a3      	strh	r3, [r4, #12]
 8005f5a:	9b00      	ldr	r3, [sp, #0]
 8005f5c:	6163      	str	r3, [r4, #20]
 8005f5e:	9b01      	ldr	r3, [sp, #4]
 8005f60:	6120      	str	r0, [r4, #16]
 8005f62:	b15b      	cbz	r3, 8005f7c <__smakebuf_r+0x70>
 8005f64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f68:	4630      	mov	r0, r6
 8005f6a:	f000 f84d 	bl	8006008 <_isatty_r>
 8005f6e:	b128      	cbz	r0, 8005f7c <__smakebuf_r+0x70>
 8005f70:	89a3      	ldrh	r3, [r4, #12]
 8005f72:	f023 0303 	bic.w	r3, r3, #3
 8005f76:	f043 0301 	orr.w	r3, r3, #1
 8005f7a:	81a3      	strh	r3, [r4, #12]
 8005f7c:	89a3      	ldrh	r3, [r4, #12]
 8005f7e:	431d      	orrs	r5, r3
 8005f80:	81a5      	strh	r5, [r4, #12]
 8005f82:	e7cf      	b.n	8005f24 <__smakebuf_r+0x18>

08005f84 <_raise_r>:
 8005f84:	291f      	cmp	r1, #31
 8005f86:	b538      	push	{r3, r4, r5, lr}
 8005f88:	4604      	mov	r4, r0
 8005f8a:	460d      	mov	r5, r1
 8005f8c:	d904      	bls.n	8005f98 <_raise_r+0x14>
 8005f8e:	2316      	movs	r3, #22
 8005f90:	6003      	str	r3, [r0, #0]
 8005f92:	f04f 30ff 	mov.w	r0, #4294967295
 8005f96:	bd38      	pop	{r3, r4, r5, pc}
 8005f98:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005f9a:	b112      	cbz	r2, 8005fa2 <_raise_r+0x1e>
 8005f9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005fa0:	b94b      	cbnz	r3, 8005fb6 <_raise_r+0x32>
 8005fa2:	4620      	mov	r0, r4
 8005fa4:	f000 f852 	bl	800604c <_getpid_r>
 8005fa8:	462a      	mov	r2, r5
 8005faa:	4601      	mov	r1, r0
 8005fac:	4620      	mov	r0, r4
 8005fae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fb2:	f000 b839 	b.w	8006028 <_kill_r>
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d00a      	beq.n	8005fd0 <_raise_r+0x4c>
 8005fba:	1c59      	adds	r1, r3, #1
 8005fbc:	d103      	bne.n	8005fc6 <_raise_r+0x42>
 8005fbe:	2316      	movs	r3, #22
 8005fc0:	6003      	str	r3, [r0, #0]
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	e7e7      	b.n	8005f96 <_raise_r+0x12>
 8005fc6:	2400      	movs	r4, #0
 8005fc8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005fcc:	4628      	mov	r0, r5
 8005fce:	4798      	blx	r3
 8005fd0:	2000      	movs	r0, #0
 8005fd2:	e7e0      	b.n	8005f96 <_raise_r+0x12>

08005fd4 <raise>:
 8005fd4:	4b02      	ldr	r3, [pc, #8]	; (8005fe0 <raise+0xc>)
 8005fd6:	4601      	mov	r1, r0
 8005fd8:	6818      	ldr	r0, [r3, #0]
 8005fda:	f7ff bfd3 	b.w	8005f84 <_raise_r>
 8005fde:	bf00      	nop
 8005fe0:	20000068 	.word	0x20000068

08005fe4 <_fstat_r>:
 8005fe4:	b538      	push	{r3, r4, r5, lr}
 8005fe6:	4d07      	ldr	r5, [pc, #28]	; (8006004 <_fstat_r+0x20>)
 8005fe8:	2300      	movs	r3, #0
 8005fea:	4604      	mov	r4, r0
 8005fec:	4608      	mov	r0, r1
 8005fee:	4611      	mov	r1, r2
 8005ff0:	602b      	str	r3, [r5, #0]
 8005ff2:	f7fc fa64 	bl	80024be <_fstat>
 8005ff6:	1c43      	adds	r3, r0, #1
 8005ff8:	d102      	bne.n	8006000 <_fstat_r+0x1c>
 8005ffa:	682b      	ldr	r3, [r5, #0]
 8005ffc:	b103      	cbz	r3, 8006000 <_fstat_r+0x1c>
 8005ffe:	6023      	str	r3, [r4, #0]
 8006000:	bd38      	pop	{r3, r4, r5, pc}
 8006002:	bf00      	nop
 8006004:	2000072c 	.word	0x2000072c

08006008 <_isatty_r>:
 8006008:	b538      	push	{r3, r4, r5, lr}
 800600a:	4d06      	ldr	r5, [pc, #24]	; (8006024 <_isatty_r+0x1c>)
 800600c:	2300      	movs	r3, #0
 800600e:	4604      	mov	r4, r0
 8006010:	4608      	mov	r0, r1
 8006012:	602b      	str	r3, [r5, #0]
 8006014:	f7fc fa63 	bl	80024de <_isatty>
 8006018:	1c43      	adds	r3, r0, #1
 800601a:	d102      	bne.n	8006022 <_isatty_r+0x1a>
 800601c:	682b      	ldr	r3, [r5, #0]
 800601e:	b103      	cbz	r3, 8006022 <_isatty_r+0x1a>
 8006020:	6023      	str	r3, [r4, #0]
 8006022:	bd38      	pop	{r3, r4, r5, pc}
 8006024:	2000072c 	.word	0x2000072c

08006028 <_kill_r>:
 8006028:	b538      	push	{r3, r4, r5, lr}
 800602a:	4d07      	ldr	r5, [pc, #28]	; (8006048 <_kill_r+0x20>)
 800602c:	2300      	movs	r3, #0
 800602e:	4604      	mov	r4, r0
 8006030:	4608      	mov	r0, r1
 8006032:	4611      	mov	r1, r2
 8006034:	602b      	str	r3, [r5, #0]
 8006036:	f7fc f9e3 	bl	8002400 <_kill>
 800603a:	1c43      	adds	r3, r0, #1
 800603c:	d102      	bne.n	8006044 <_kill_r+0x1c>
 800603e:	682b      	ldr	r3, [r5, #0]
 8006040:	b103      	cbz	r3, 8006044 <_kill_r+0x1c>
 8006042:	6023      	str	r3, [r4, #0]
 8006044:	bd38      	pop	{r3, r4, r5, pc}
 8006046:	bf00      	nop
 8006048:	2000072c 	.word	0x2000072c

0800604c <_getpid_r>:
 800604c:	f7fc b9d0 	b.w	80023f0 <_getpid>

08006050 <_sbrk_r>:
 8006050:	b538      	push	{r3, r4, r5, lr}
 8006052:	4d06      	ldr	r5, [pc, #24]	; (800606c <_sbrk_r+0x1c>)
 8006054:	2300      	movs	r3, #0
 8006056:	4604      	mov	r4, r0
 8006058:	4608      	mov	r0, r1
 800605a:	602b      	str	r3, [r5, #0]
 800605c:	f7fc fae2 	bl	8002624 <_sbrk>
 8006060:	1c43      	adds	r3, r0, #1
 8006062:	d102      	bne.n	800606a <_sbrk_r+0x1a>
 8006064:	682b      	ldr	r3, [r5, #0]
 8006066:	b103      	cbz	r3, 800606a <_sbrk_r+0x1a>
 8006068:	6023      	str	r3, [r4, #0]
 800606a:	bd38      	pop	{r3, r4, r5, pc}
 800606c:	2000072c 	.word	0x2000072c

08006070 <_init>:
 8006070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006072:	bf00      	nop
 8006074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006076:	bc08      	pop	{r3}
 8006078:	469e      	mov	lr, r3
 800607a:	4770      	bx	lr

0800607c <_fini>:
 800607c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800607e:	bf00      	nop
 8006080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006082:	bc08      	pop	{r3}
 8006084:	469e      	mov	lr, r3
 8006086:	4770      	bx	lr
