Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 11:10:26 on Oct 27,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/add_sub.vhd proj/src/FetchLogic/fetch_logic.vhd proj/src/Muxes/32t1_mux_32.vhd proj/src/Muxes/mux2t1_5.vhd proj/src/Muxes/mux2t1_N.vhd proj/src/Muxes/mux2t1.vhd proj/src/Provided Components/org2.vhd proj/src/Provided Components/invg.vhd proj/src/Provided Components/dffg.vhd proj/src/Provided Components/andg2.vhd proj/src/Provided Components/xorg2.vhd proj/src/Provided Components/adder.vhd proj/src/ControlFlow/control_logic.vhd proj/src/Basic Components/Shifter.vhd proj/src/Basic Components/Decoder_32.vhd proj/src/Basic Components/n-adder.vhd proj/src/Basic Components/extenders.vhd proj/src/Basic Components/OnesComp.vhd proj/src/ALU/alu_control.vhd proj/src/ALU/alu.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/RegFile/reg_file.vhd proj/src/RegFile/n_reg.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity add_sub
-- Compiling architecture structure of add_sub
-- Loading package NUMERIC_STD
-- Compiling entity fetch_logic
-- Compiling architecture behavioral of fetch_logic
-- Compiling entity mux_32
-- Compiling architecture Behavioral of mux_32
-- Compiling entity mux2t1_5
-- Compiling architecture structural of mux2t1_5
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity mux2t1
-- Compiling architecture Behavioral of mux2t1
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Compiling entity adder
-- Compiling architecture structure of adder
-- Loading package MIPS_types
-- Compiling entity control_logic
-- Compiling architecture behavioral of control_logic
-- Compiling entity shifter
-- Compiling architecture Behavioral of shifter
-- Compiling entity decoder_32
-- Compiling architecture Behavioral of decoder_32
-- Compiling entity n_adder
-- Compiling architecture structural of n_adder
-- Compiling entity extenders
-- Compiling architecture Behavioral of extenders
-- Compiling entity onescomp
-- Compiling architecture structural of onescomp
-- Compiling entity ALU_Control
-- Compiling architecture behavioral of ALU_Control
-- Compiling entity alu
-- Compiling architecture mixed of alu
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
-- Compiling entity reg_file
-- Compiling architecture structure of reg_file
-- Compiling entity n_reg
-- Compiling architecture structural of n_reg
End time: 11:10:26 on Oct 27,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
