
///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 10:26:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0011 VERI-WARNING] loop variable declaration is not allowed in this mode of Verilog (VERI-1739) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:39)
[EFX-0010 VERI-ERROR] 'int' is an unknown type (VERI-1556) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:39)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:72)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 10:35:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] concurrent assignment to a non-net 'received_data' is not permitted (VERI-1195) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:21)
[EFX-0021 ERROR] Verific elaboration of module 'UART_Controller' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 10:36:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 15 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:42)
[EFX-0010 VERI-ERROR] external connection to net 'r_RX_DV' is not allowed (VDB-1011) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:43)
[EFX-0012 VERI-INFO] net 'r_RX_DV' is declared here (VDB-1012) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:19)
[EFX-0010 VERI-ERROR] external connection to net 'r_RX_DV' is not allowed (VDB-1011) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:45)
[EFX-0012 VERI-INFO] net 'r_RX_DV' is declared here (VDB-1012) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:19)
[EFX-0012 VERI-INFO] net 'r_RX_DV' is declared here (VDB-1012) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:19)
[EFX-0012 VERI-INFO] net 'r_RX_DV' is declared here (VDB-1012) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:19)
[EFX-0012 VERI-INFO] net 'r_RX_DV' is declared here (VDB-1012) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:19)
[EFX-0012 VERI-INFO] module 'UART_Controller' remains a black box due to errors in its contents (VERI-1073) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'UART_Controller' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 10:58:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 15 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:43)
[EFX-0010 VERI-ERROR] non-constant loop count limit 200 exceeded (VERI-2568) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:41)
[EFX-0012 VERI-INFO] module 'UART_Controller' remains a black box due to errors in its contents (VERI-1073) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0021 ERROR] Verific elaboration of module 'UART_Controller' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 11:28:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:13)
[EFX-0010 VERI-ERROR] syntax error near 'generate' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:41)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'generate' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:41)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:43)
[EFX-0010 VERI-ERROR] syntax error near 'endgenerate' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:49)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endgenerate' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:49)
[EFX-0010 VERI-ERROR] 'i' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:42)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:78)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 11:28:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'generate' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:41)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'generate' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:41)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:43)
[EFX-0010 VERI-ERROR] syntax error near 'endgenerate' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:49)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endgenerate' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:49)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'i' is not permitted (VERI-1100) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:42)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:78)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 11:29:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 15 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:45)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_TX_DV=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_TX_DV=1).
[EFX-0200 WARNING] Removing redundant signal : i[7]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:13)
[EFX-0200 WARNING] Removing redundant signal : i[6]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:13)
[EFX-0200 WARNING] Removing redundant signal : i[5]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:13)
[EFX-0200 WARNING] Removing redundant signal : i[4]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:13)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:13)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:13)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:13)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:13)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 79940KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 79940KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 80580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 80580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0673 INFO] Instance 'uart_tx2' is equivalent to 'uart_tx1', it will be removed. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:68)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 81988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 81988KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 81988KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 81988KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 81988KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 62 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 131 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 89684KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 89684KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 105, ed: 323, lv: 3, pw: 164.80
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 116752KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 116752KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 116752KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 116752KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	104
[EFX-0000 INFO] EFX_FF          : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 13:02:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:58)
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:68)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:77)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 15:56:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:60)
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:70)
[EFX-0010 VERI-ERROR] 'DV' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:43)
[EFX-0010 VERI-ERROR] 'DV' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:47)
[EFX-0010 VERI-ERROR] 'DV' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:48)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:79)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 15:57:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] undeclared symbol 'DV', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:62)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'DV' is not permitted (VERI-1100) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:48)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:79)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 15:58:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] undeclared symbol 'DV', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:62)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'DV' is not permitted (VERI-1100) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:48)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:79)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 15:58:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'DV' is not permitted (VERI-1100) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:48)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:79)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 15:59:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:46)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0673 INFO] Instance 'uart_tx2' is equivalent to 'uart_tx1', it will be removed. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:70)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 29 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 174 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 34, ed: 113, lv: 3, pw: 57.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 15 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1203208KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1203208KB)
[EFX-0011 VERI-WARNING] Input/Inout Port rst is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port rx is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 16:15:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:46)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0673 INFO] Instance 'uart_tx2' is equivalent to 'uart_tx1', it will be removed. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:70)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 29 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 174 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 34, ed: 113, lv: 3, pw: 57.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 15 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2120548KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2120548KB)
[EFX-0011 VERI-WARNING] Input/Inout Port rst is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port rx is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 16:17:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near '=' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:9)
[EFX-0010 VERI-ERROR] 'rst' is an unknown type (VERI-1556) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:9)
[EFX-0010 VERI-ERROR] 'rst' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:27)
[EFX-0010 VERI-ERROR] 'rst' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:28)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:81)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2023 16:17:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:47)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0673 INFO] Instance 'uart_tx2' is equivalent to 'uart_tx1', it will be removed. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:71)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 17 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 29 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 173 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 35, ed: 115, lv: 3, pw: 57.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 15 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3165876KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3165876KB)
[EFX-0011 VERI-WARNING] Input/Inout Port rx is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:01:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:10)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:10)
[EFX-0012 VERI-INFO] undeclared symbol 'received_data', assumed default net type 'wire' (VERI-2561) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:30)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:36)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'else' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:36)
[EFX-0010 VERI-ERROR] syntax error near 'if' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:65)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'if' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:65)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:73)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:76)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:84)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:89)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:90)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:91)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:92)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:93)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:98)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:101)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:102)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:103)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:08:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'if' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:66)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'if' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:66)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:74)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:77)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:85)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:89)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:90)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:91)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:92)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:93)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:94)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:101)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:102)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:103)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:09:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:86)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:86)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:91)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:96)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:97)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:98)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:105)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:106)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:107)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:108)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:110)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:09:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:87)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:87)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:91)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:96)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:97)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:98)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:105)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:106)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:107)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:108)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:110)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:10:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:85)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:85)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:90)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:94)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:96)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:97)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:98)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:105)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:106)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:107)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:108)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:13:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:85)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:85)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:90)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:94)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:96)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:97)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:98)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:105)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:106)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:107)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:108)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:14:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:86)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:86)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:90)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:94)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:96)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:97)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:98)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:105)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:106)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:107)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:108)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:15:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:85)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:85)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:91)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:96)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:97)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:98)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:105)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:106)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:107)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:108)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:110)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:23:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:71)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:76)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:85)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'end' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:85)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:90)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:94)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:96)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:97)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:98)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:105)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:106)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:107)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:108)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:26:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:74)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:79)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:87)
[EFX-0010 VERI-ERROR] syntax error near 'endcase' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endcase' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:101)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:102)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:103)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:110)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:111)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:112)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:113)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:114)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:29:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:74)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:79)
[EFX-0010 VERI-ERROR] syntax error near 'default' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:87)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'default' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:87)
[EFX-0010 VERI-ERROR] syntax error near 'endcase' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endcase' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:101)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:102)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:103)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:110)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:111)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:112)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:113)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:114)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:32:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:74)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:79)
[EFX-0010 VERI-ERROR] syntax error near 'default' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:87)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'default' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:87)
[EFX-0010 VERI-ERROR] syntax error near 'endcase' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endcase' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:101)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:102)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:103)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:110)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:111)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:112)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:113)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:114)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:33:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:74)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:79)
[EFX-0010 VERI-ERROR] syntax error near 'default' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:87)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'default' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:87)
[EFX-0010 VERI-ERROR] syntax error near 'endcase' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endcase' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:95)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:99)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:101)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:102)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:103)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:109)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:110)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:111)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:112)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:113)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:114)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:34:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] 'PARAMETER' is an unknown type (VERI-1556) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:19)
[EFX-0010 VERI-ERROR] 'PARAMETER' is an unknown type (VERI-1556) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:20)
[EFX-0010 VERI-ERROR] 'PARAMETER' is an unknown type (VERI-1556) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:21)
[EFX-0010 VERI-ERROR] 'Rx_DV' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:61)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'rst' is not permitted (VERI-1100) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:81)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:120)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:35:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] 'PARAMETER' is an unknown type (VERI-1556) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:19)
[EFX-0010 VERI-ERROR] 'PARAMETER' is an unknown type (VERI-1556) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:20)
[EFX-0010 VERI-ERROR] 'PARAMETER' is an unknown type (VERI-1556) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:21)
[EFX-0010 VERI-ERROR] 'Rx_DV' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:61)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'rst' is not permitted (VERI-1100) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:81)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:120)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:36:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] 'Rx_DV' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:61)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'rst' is not permitted (VERI-1100) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:81)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:120)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:37:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'rst' since it is never assigned (VERI-1220) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:9)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:66)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0673 INFO] Instance 'uart_tx2' is equivalent to 'uart_tx1', it will be removed. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:110)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 29 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 51 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 92 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 57, ed: 189, lv: 3, pw: 98.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1306860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1306860KB)
[EFX-0011 VERI-WARNING] Input/Inout Port rx is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	24
[EFX-0000 INFO] EFX_FF          : 	13
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:43:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'DV' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:66)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:121)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:44:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'rst' since it is never assigned (VERI-1220) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:9)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:67)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0673 INFO] Instance 'uart_tx2' is equivalent to 'uart_tx1', it will be removed. (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:111)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 29 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 71 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 135 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s CPU user time : 8s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 57, ed: 189, lv: 3, pw: 98.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 28 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2466976KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2466976KB)
[EFX-0011 VERI-WARNING] Input/Inout Port rx is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	24
[EFX-0000 INFO] EFX_FF          : 	13
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:52:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'UART_TX' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:107)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:52:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:111)
[EFX-0010 VERI-ERROR] 'recieved_data' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:54:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] 'recieved_data' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:57:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'rst' since it is never assigned (VERI-1220) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:9)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:73)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 47 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 200 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 125, ed: 373, lv: 4, pw: 202.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2466952KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	123
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 30, 2023 16:57:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'rst' since it is never assigned (VERI-1220) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:9)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:73)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 47 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 200 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 125, ed: 373, lv: 4, pw: 202.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2467200KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	123
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 09:58:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0011 VERI-WARNING] using initial value of 'rst' since it is never assigned (VERI-1220) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:9)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:73)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 47 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 200 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 125, ed: 373, lv: 4, pw: 202.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1308860KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	123
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 14:34:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0011 VERI-WARNING] redeclaration of ANSI port 'rst' is not allowed (VERI-1372) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:9)
[EFX-0010 VERI-ERROR] invalid initialization in declaration (VERI-1754) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:3)
[EFX-0011 VERI-WARNING] illegal initial value of input port 'rst' for module 'UART_Controller' ignored (VERI-1382) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:3)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:127)

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 14:34:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:73)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 198 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 143, ed: 453, lv: 3, pw: 238.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1403736KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	141
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 14:47:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:73)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 198 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 143, ed: 453, lv: 3, pw: 238.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 1405644KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	141
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 14:56:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:73)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 198 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 143, ed: 453, lv: 3, pw: 238.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2254240KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	141
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 14:58:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:73)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 200 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 143, ed: 455, lv: 3, pw: 239.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 2254452KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	141
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 15:18:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:71)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 200 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 143, ed: 455, lv: 3, pw: 239.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3004256KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	141
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 15:53:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:71)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 53 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 200 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 143, ed: 455, lv: 3, pw: 239.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 3973884KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	141
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:26:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:73)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 51 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 203 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 142, ed: 450, lv: 3, pw: 234.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4735040KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	141
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:27:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:71)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 51 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 203 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 142, ed: 450, lv: 3, pw: 234.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4735056KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	141
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:42:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:71)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 45 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:43:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:71)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 45 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 203 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 146, ed: 471, lv: 3, pw: 244.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 4987508KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	144
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:52:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near ':' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:80)
[EFX-0010 VERI-ERROR] syntax error near 'default' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'default' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:88)
[EFX-0010 VERI-ERROR] syntax error near 'endcase' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:89)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endcase' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:89)
[EFX-0010 VERI-ERROR] syntax error near ';' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:96)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:100)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:101)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:102)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:103)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:104)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:105)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:110)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:111)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:112)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:113)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:114)
[EFX-0011 VERI-WARNING] illegal empty item in case item list (VERI-1770) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:115)

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 16:55:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:71)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 45 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 203 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 146, ed: 451, lv: 3, pw: 232.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 79 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 5384348KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	145
[EFX-0000 INFO] EFX_FF          : 	78
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 17:10:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:7)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'output' used in incorrect context (VERI-2344) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:7)

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 17:11:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0010 VERI-ERROR] 'led0' is not declared (VERI-1128) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:84)
[EFX-0010 VERI-ERROR] module 'UART_Controller' is ignored due to previous errors (VERI-1072) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:129)

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 17:11:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:78)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 49 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 96 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 203 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 126, ed: 377, lv: 4, pw: 206.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 81 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6593504KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	124
[EFX-0000 INFO] EFX_FF          : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Jan 01, 2024 17:30:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/amritansh/Downloads/efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] parameter 'IDLE' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:10)
[EFX-0011 VERI-WARNING] parameter 'RX_START_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:11)
[EFX-0011 VERI-WARNING] parameter 'RX_DATA_BITS' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:12)
[EFX-0011 VERI-WARNING] parameter 'RX_STOP_BIT' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:13)
[EFX-0011 VERI-WARNING] parameter 'CLEANUP' becomes localparam in 'UART_RX' with formal parameter declaration list (VERI-1199) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:14)
[EFX-0012 VERI-INFO] compiling module 'UART_Controller' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:1)
[EFX-0012 VERI-INFO] compiling module 'UART_RX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:54)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:65)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:76)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v:94)
[EFX-0011 VERI-WARNING] expression size 7 truncated to fit in target size 6 (VERI-1209) (/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v:78)
[EFX-0012 VERI-INFO] compiling module 'UART_TX' (VERI-1018) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:1)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:59)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:86)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v:106)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:71)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:87)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:99)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:107)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:142)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:198)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:251)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:304)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:364)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:436)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:541)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:603)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:695)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:796)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (/home/amritansh/Downloads/efinity/2023.1/sim_models/maplib/efinix_maplib.v:926)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 WARNING] Module Instance 'uart_tx1' input pin tied to constant (i_Rst_L=1).
[EFX-0266 WARNING] Module Instance 'uart_tx2' input pin tied to constant (i_Rst_L=1).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Mapping design "UART_Controller"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_RX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_TX" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 49 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "UART_Controller" end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 96 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 203 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 126, ed: 377, lv: 4, pw: 206.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 81 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 6726536KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	124
[EFX-0000 INFO] EFX_FF          : 	80
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
