@online{Ultrasynth,
	title = {Ultrasynth},
	url = {http://ultrasynth.de/},
	urldate = {2017-03-19},
	note = {Ultrasynth project overview}
}

@manual{SystemVerilog,
	title = {IEEE Standard for SystemVerilog â€” Unified Hardware Design, Specification, and Verification Language},
	organization = {IEEE Standards Association},
	address = {3 Park Avenue New York NY 10016-5997 USA},
	url = {https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf},
	urldate = {2017-03-19},
	edition = 2012,
	month = 2,
	year = 2013,
	note = {UG585 (v1.11)}
}

@article{CGRA,
	author =       {Ruschke, T. and Jung, L. J. and Wolf, D. and Hochberger, C.},
	publisher = {VhdlCohen Publishing},
	title =        {Scheduler for Inhomogeneous and Irregular CGRAs with Support for Complex Control Flow},
	journal =      {2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)},
	address = 	   {Chicago, IL},
	edition = 		1,
	year =         2016,
	pages =        {198-207}
}