Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Nov 22 00:34:56 2023
| Host         : linuxvdi-46.ece.iastate.edu running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file staged_mac_timing_summary_routed.rpt -pb staged_mac_timing_summary_routed.pb -rpx staged_mac_timing_summary_routed.rpx -warn_on_violation
| Design       : staged_mac
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.198       -0.891                      7                  128        0.166        0.000                      0                  128       -0.450      -36.000                      80                    81  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
main   {0.000 0.050}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main               -0.198       -0.891                      7                  128        0.166        0.000                      0                  128       -0.450      -36.000                      80                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main
  To Clock:  main

Setup :            7  Failing Endpoints,  Worst Slack       -0.198ns,  Total Violation       -0.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :           80  Failing Endpoints,  Worst Slack       -0.450ns,  Total Violation      -36.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.639ns (51.166%)  route 2.519ns (48.834%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 9.576 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.806 r  product_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    product_reg[6]_i_1_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  product_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    product_reg[10]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.034 r  product_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.034    product_reg[14]_i_1_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.257 r  product_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.257    product0[15]
    SLICE_X110Y70        FDRE                                         r  product_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.675     9.576    ACLK_IBUF_BUFG
    SLICE_X110Y70        FDRE                                         r  product_reg[15]/C
                         clock pessimism              0.457    10.033    
                         clock uncertainty           -0.035     9.997    
    SLICE_X110Y70        FDRE (Setup_fdre_C_D)        0.062    10.059    product_reg[15]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.195ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 2.636ns (51.137%)  route 2.519ns (48.862%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 9.576 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.806 r  product_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    product_reg[6]_i_1_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  product_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    product_reg[10]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.254 r  product_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.254    product0[12]
    SLICE_X110Y69        FDRE                                         r  product_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.675     9.576    ACLK_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  product_reg[12]/C
                         clock pessimism              0.457    10.033    
                         clock uncertainty           -0.035     9.997    
    SLICE_X110Y69        FDRE (Setup_fdre_C_D)        0.062    10.059    product_reg[12]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                 -0.195    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 2.615ns (50.938%)  route 2.519ns (49.062%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 9.576 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.806 r  product_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    product_reg[6]_i_1_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  product_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    product_reg[10]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.233 r  product_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.233    product0[14]
    SLICE_X110Y69        FDRE                                         r  product_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.675     9.576    ACLK_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  product_reg[14]/C
                         clock pessimism              0.457    10.033    
                         clock uncertainty           -0.035     9.997    
    SLICE_X110Y69        FDRE (Setup_fdre_C_D)        0.062    10.059    product_reg[14]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 2.541ns (50.220%)  route 2.519ns (49.780%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 9.576 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.806 r  product_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    product_reg[6]_i_1_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  product_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    product_reg[10]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.159 r  product_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.159    product0[13]
    SLICE_X110Y69        FDRE                                         r  product_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.675     9.576    ACLK_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  product_reg[13]/C
                         clock pessimism              0.457    10.033    
                         clock uncertainty           -0.035     9.997    
    SLICE_X110Y69        FDRE (Setup_fdre_C_D)        0.062    10.059    product_reg[13]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 2.525ns (50.062%)  route 2.519ns (49.938%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 9.576 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.806 r  product_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    product_reg[6]_i_1_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.920 r  product_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.920    product_reg[10]_i_1_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.143 r  product_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.143    product0[11]
    SLICE_X110Y69        FDRE                                         r  product_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.675     9.576    ACLK_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  product_reg[11]/C
                         clock pessimism              0.457    10.033    
                         clock uncertainty           -0.035     9.997    
    SLICE_X110Y69        FDRE (Setup_fdre_C_D)        0.062    10.059    product_reg[11]
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 2.522ns (50.032%)  route 2.519ns (49.968%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 9.577 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.806 r  product_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    product_reg[6]_i_1_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.140 r  product_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.140    product0[8]
    SLICE_X110Y68        FDRE                                         r  product_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.676     9.577    ACLK_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  product_reg[8]/C
                         clock pessimism              0.457    10.034    
                         clock uncertainty           -0.035     9.998    
    SLICE_X110Y68        FDRE (Setup_fdre_C_D)        0.062    10.060    product_reg[8]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.059ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.501ns (49.823%)  route 2.519ns (50.177%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 9.577 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.806 r  product_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    product_reg[6]_i_1_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.119 r  product_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.119    product0[10]
    SLICE_X110Y68        FDRE                                         r  product_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.676     9.577    ACLK_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  product_reg[10]/C
                         clock pessimism              0.457    10.034    
                         clock uncertainty           -0.035     9.998    
    SLICE_X110Y68        FDRE (Setup_fdre_C_D)        0.062    10.060    product_reg[10]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                 -0.059    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 2.427ns (49.073%)  route 2.519ns (50.927%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 9.577 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.806 r  product_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    product_reg[6]_i_1_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.045 r  product_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.045    product0[9]
    SLICE_X110Y68        FDRE                                         r  product_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.676     9.577    ACLK_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  product_reg[9]/C
                         clock pessimism              0.457    10.034    
                         clock uncertainty           -0.035     9.998    
    SLICE_X110Y68        FDRE (Setup_fdre_C_D)        0.062    10.060    product_reg[9]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.411ns (48.907%)  route 2.519ns (51.093%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 9.577 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.806 r  product_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.806    product_reg[6]_i_1_n_0
    SLICE_X110Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.029 r  product_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.029    product0[7]
    SLICE_X110Y68        FDRE                                         r  product_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.676     9.577    ACLK_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  product_reg[7]/C
                         clock pessimism              0.457    10.034    
                         clock uncertainty           -0.035     9.998    
    SLICE_X110Y68        FDRE (Setup_fdre_C_D)        0.062    10.060    product_reg[7]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 weight_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            product_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main rise@5.000ns - main rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 2.035ns (44.689%)  route 2.519ns (55.311%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 9.579 - 5.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.856     5.100    ACLK_IBUF_BUFG
    SLICE_X109Y65        FDRE                                         r  weight_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.456     5.556 r  weight_reg[2]_replica/Q
                         net (fo=6, routed)           0.843     6.399    weight_reg_n_0_[2]_repN
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.124     6.523 r  product[10]_i_23/O
                         net (fo=2, routed)           0.585     7.108    product[10]_i_23_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I0_O)        0.124     7.232 r  product[10]_i_27/O
                         net (fo=1, routed)           0.000     7.232    product[10]_i_27_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.656 r  product_reg[10]_i_11/O[1]
                         net (fo=2, routed)           0.586     8.242    product_reg[10]_i_11_n_6
    SLICE_X110Y67        LUT2 (Prop_lut2_I1_O)        0.332     8.574 r  product[6]_i_2/O
                         net (fo=2, routed)           0.504     9.078    product[6]_i_2_n_0
    SLICE_X110Y67        LUT4 (Prop_lut4_I0_O)        0.327     9.405 r  product[6]_i_5/O
                         net (fo=1, routed)           0.000     9.405    product[6]_i_5_n_0
    SLICE_X110Y67        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.653 r  product_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.653    product0[6]
    SLICE_X110Y67        FDRE                                         r  product_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.000     5.000 r  
    K19                                               0.000     5.000 r  ACLK (IN)
                         net (fo=0)                   0.000     5.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.678     9.579    ACLK_IBUF_BUFG
    SLICE_X110Y67        FDRE                                         r  product_reg[6]/C
                         clock pessimism              0.457    10.036    
                         clock uncertainty           -0.035    10.000    
    SLICE_X110Y67        FDRE (Setup_fdre_C_D)        0.062    10.062    product_reg[6]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.631     1.498    ACLK_IBUF_BUFG
    SLICE_X113Y66        FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.639 f  state_reg[2]/Q
                         net (fo=8, routed)           0.121     1.760    state_reg_n_0_[2]
    SLICE_X112Y66        LUT4 (Prop_lut4_I2_O)        0.048     1.808 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    state[1]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.901     2.016    ACLK_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.506     1.511    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.131     1.642    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.631     1.498    ACLK_IBUF_BUFG
    SLICE_X113Y66        FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.639 f  state_reg[2]/Q
                         net (fo=8, routed)           0.121     1.760    state_reg_n_0_[2]
    SLICE_X112Y66        LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    state[0]_i_1_n_0
    SLICE_X112Y66        FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.901     2.016    ACLK_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.506     1.511    
    SLICE_X112Y66        FDRE (Hold_fdre_C_D)         0.120     1.631    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 accumulator_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.348%)  route 0.184ns (56.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.629     1.496    ACLK_IBUF_BUFG
    SLICE_X113Y68        FDRE                                         r  accumulator_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141     1.637 r  accumulator_reg[8]/Q
                         net (fo=3, routed)           0.184     1.821    accumulator[8]
    SLICE_X113Y69        FDRE                                         r  MO_AXIS_TDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.898     2.013    ACLK_IBUF_BUFG
    SLICE_X113Y69        FDRE                                         r  MO_AXIS_TDATA_reg[8]/C
                         clock pessimism             -0.505     1.509    
    SLICE_X113Y69        FDRE (Hold_fdre_C_D)         0.071     1.580    MO_AXIS_TDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.297%)  route 0.157ns (45.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.631     1.498    ACLK_IBUF_BUFG
    SLICE_X113Y66        FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  state_reg[2]/Q
                         net (fo=8, routed)           0.157     1.795    state_reg_n_0_[2]
    SLICE_X113Y66        LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    state[2]_i_1_n_0
    SLICE_X113Y66        FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.901     2.016    ACLK_IBUF_BUFG
    SLICE_X113Y66        FDRE                                         r  state_reg[2]/C
                         clock pessimism             -0.519     1.498    
    SLICE_X113Y66        FDRE (Hold_fdre_C_D)         0.091     1.589    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 accumulator_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.089%)  route 0.184ns (52.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.630     1.497    ACLK_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  accumulator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.164     1.661 r  accumulator_reg[3]/Q
                         net (fo=3, routed)           0.184     1.845    accumulator[3]
    SLICE_X112Y70        FDRE                                         r  MO_AXIS_TDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.897     2.012    ACLK_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  MO_AXIS_TDATA_reg[3]/C
                         clock pessimism             -0.505     1.508    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.059     1.567    MO_AXIS_TDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 accumulator_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.508%)  route 0.196ns (54.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.628     1.495    ACLK_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  accumulator_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.164     1.659 r  accumulator_reg[13]/Q
                         net (fo=3, routed)           0.196     1.855    accumulator[13]
    SLICE_X112Y72        FDRE                                         r  MO_AXIS_TDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.895     2.010    ACLK_IBUF_BUFG
    SLICE_X112Y72        FDRE                                         r  MO_AXIS_TDATA_reg[13]/C
                         clock pessimism             -0.505     1.506    
    SLICE_X112Y72        FDRE (Hold_fdre_C_D)         0.059     1.565    MO_AXIS_TDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulator_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.212ns (49.837%)  route 0.213ns (50.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.631     1.498    ACLK_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164     1.662 r  state_reg[0]/Q
                         net (fo=24, routed)          0.213     1.875    state_reg_n_0_[0]
    SLICE_X111Y65        LUT3 (Prop_lut3_I2_O)        0.048     1.923 r  accumulator[2]_i_1/O
                         net (fo=1, routed)           0.000     1.923    p_2_in[2]
    SLICE_X111Y65        FDRE                                         r  accumulator_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.902     2.017    ACLK_IBUF_BUFG
    SLICE_X111Y65        FDRE                                         r  accumulator_reg[2]/C
                         clock pessimism             -0.505     1.513    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.107     1.620    accumulator_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 accumulator_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.217%)  route 0.207ns (55.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.629     1.496    ACLK_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  accumulator_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDRE (Prop_fdre_C_Q)         0.164     1.660 r  accumulator_reg[11]/Q
                         net (fo=3, routed)           0.207     1.866    accumulator[11]
    SLICE_X112Y73        FDRE                                         r  MO_AXIS_TDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.893     2.008    ACLK_IBUF_BUFG
    SLICE_X112Y73        FDRE                                         r  MO_AXIS_TDATA_reg[11]/C
                         clock pessimism             -0.505     1.504    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.059     1.563    MO_AXIS_TDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 accumulator_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            MO_AXIS_TDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.001%)  route 0.226ns (57.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.630     1.497    ACLK_IBUF_BUFG
    SLICE_X112Y67        FDRE                                         r  accumulator_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.164     1.661 r  accumulator_reg[6]/Q
                         net (fo=3, routed)           0.226     1.887    accumulator[6]
    SLICE_X113Y69        FDRE                                         r  MO_AXIS_TDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.898     2.013    ACLK_IBUF_BUFG
    SLICE_X113Y69        FDRE                                         r  MO_AXIS_TDATA_reg[6]/C
                         clock pessimism             -0.505     1.509    
    SLICE_X113Y69        FDRE (Hold_fdre_C_D)         0.072     1.581    MO_AXIS_TDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Destination:            accumulator_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@0.050ns period=5.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.481%)  route 0.213ns (50.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.631     1.498    ACLK_IBUF_BUFG
    SLICE_X112Y66        FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.164     1.662 r  state_reg[0]/Q
                         net (fo=24, routed)          0.213     1.875    state_reg_n_0_[0]
    SLICE_X111Y65        LUT3 (Prop_lut3_I2_O)        0.045     1.920 r  accumulator[1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    p_2_in[1]
    SLICE_X111Y65        FDRE                                         r  accumulator_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    K19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ACLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.902     2.017    ACLK_IBUF_BUFG
    SLICE_X111Y65        FDRE                                         r  accumulator_reg[1]/C
                         clock pessimism             -0.505     1.513    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.091     1.604    accumulator_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main
Waveform(ns):       { 0.000 0.050 }
Period(ns):         5.000
Sources:            { ACLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  ACLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X113Y69   MO_AXIS_TDATA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X113Y73   MO_AXIS_TDATA_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X112Y73   MO_AXIS_TDATA_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X112Y73   MO_AXIS_TDATA_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X112Y72   MO_AXIS_TDATA_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X112Y73   MO_AXIS_TDATA_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X112Y73   MO_AXIS_TDATA_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X113Y69   MO_AXIS_TDATA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X113Y72   MO_AXIS_TDATA_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X113Y73   MO_AXIS_TDATA_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X112Y73   MO_AXIS_TDATA_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X112Y73   MO_AXIS_TDATA_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X112Y72   MO_AXIS_TDATA_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X112Y73   MO_AXIS_TDATA_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X112Y73   MO_AXIS_TDATA_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X113Y72   MO_AXIS_TDATA_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X112Y70   MO_AXIS_TDATA_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X112Y70   MO_AXIS_TDATA_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.950       4.450      SLICE_X112Y72   MO_AXIS_TDATA_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X113Y69   MO_AXIS_TDATA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X113Y69   MO_AXIS_TDATA_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X113Y73   MO_AXIS_TDATA_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X113Y73   MO_AXIS_TDATA_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X112Y73   MO_AXIS_TDATA_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X112Y73   MO_AXIS_TDATA_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X112Y73   MO_AXIS_TDATA_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X112Y73   MO_AXIS_TDATA_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X112Y72   MO_AXIS_TDATA_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.050       -0.450     SLICE_X112Y72   MO_AXIS_TDATA_reg[13]/C



