// Seed: 1272274193
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    if (-1'b0 & 1 >> -1 & 1 & 1) wire id_11;
  endgenerate
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_7 = id_7;
  logic id_8;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_1,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_1
  );
  wire id_10;
  assign id_7[id_4] = id_7;
endmodule
