{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 18:18:17 2011 " "Info: Processing started: Wed Mar 30 18:18:17 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab09 -c lab09 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab09 -c lab09 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "EN2 " "Warning: Node \"EN2\" is a latch" {  } { { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 75 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 33 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divide_to_1ms:U1\|clk_hold " "Info: Detected ripple clock \"divide_to_1ms:U1\|clk_hold\" as buffer" {  } { { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "divide_to_1ms:U1\|clk_hold" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register delay:U6\|EN_out register Count3_Out\[1\] 277.32 MHz 3.606 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 277.32 MHz between source register \"delay:U6\|EN_out\" and destination register \"Count3_Out\[1\]\" (period= 3.606 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.396 ns + Longest register register " "Info: + Longest register to register delay is 3.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay:U6\|EN_out 1 REG LCFF_X35_Y2_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N25; Fanout = 8; REG Node = 'delay:U6\|EN_out'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay:U6|EN_out } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.748 ns) + CELL(0.150 ns) 1.898 ns EN 2 COMB LCCOMB_X63_Y6_N12 5 " "Info: 2: + IC(1.748 ns) + CELL(0.150 ns) = 1.898 ns; Loc. = LCCOMB_X63_Y6_N12; Fanout = 5; COMB Node = 'EN'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { delay:U6|EN_out EN } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.150 ns) 2.328 ns Count3_Out\[3\]~10 3 COMB LCCOMB_X63_Y6_N26 3 " "Info: 3: + IC(0.280 ns) + CELL(0.150 ns) = 2.328 ns; Loc. = LCCOMB_X63_Y6_N26; Fanout = 3; COMB Node = 'Count3_Out\[3\]~10'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.430 ns" { EN Count3_Out[3]~10 } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.660 ns) 3.396 ns Count3_Out\[1\] 4 REG LCFF_X62_Y6_N5 10 " "Info: 4: + IC(0.408 ns) + CELL(0.660 ns) = 3.396 ns; Loc. = LCFF_X62_Y6_N5; Fanout = 10; REG Node = 'Count3_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { Count3_Out[3]~10 Count3_Out[1] } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.960 ns ( 28.27 % ) " "Info: Total cell delay = 0.960 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.436 ns ( 71.73 % ) " "Info: Total interconnect delay = 2.436 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { delay:U6|EN_out EN Count3_Out[3]~10 Count3_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.396 ns" { delay:U6|EN_out {} EN {} Count3_Out[3]~10 {} Count3_Out[1] {} } { 0.000ns 1.748ns 0.280ns 0.408ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.439 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 6.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.787 ns) 3.292 ns divide_to_1ms:U1\|clk_hold 2 REG LCFF_X40_Y21_N1 3 " "Info: 2: + IC(1.506 ns) + CELL(0.787 ns) = 3.292 ns; Loc. = LCFF_X40_Y21_N1; Fanout = 3; REG Node = 'divide_to_1ms:U1\|clk_hold'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.000 ns) 4.884 ns divide_to_1ms:U1\|clk_hold~clkctrl 3 COMB CLKCTRL_G5 33 " "Info: 3: + IC(1.592 ns) + CELL(0.000 ns) = 4.884 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'divide_to_1ms:U1\|clk_hold~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 6.439 ns Count3_Out\[1\] 4 REG LCFF_X62_Y6_N5 10 " "Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 6.439 ns; Loc. = LCFF_X62_Y6_N5; Fanout = 10; REG Node = 'Count3_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { divide_to_1ms:U1|clk_hold~clkctrl Count3_Out[1] } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.08 % ) " "Info: Total cell delay = 2.323 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.116 ns ( 63.92 % ) " "Info: Total interconnect delay = 4.116 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.439 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl Count3_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.439 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} Count3_Out[1] {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.435 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.787 ns) 3.292 ns divide_to_1ms:U1\|clk_hold 2 REG LCFF_X40_Y21_N1 3 " "Info: 2: + IC(1.506 ns) + CELL(0.787 ns) = 3.292 ns; Loc. = LCFF_X40_Y21_N1; Fanout = 3; REG Node = 'divide_to_1ms:U1\|clk_hold'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.000 ns) 4.884 ns divide_to_1ms:U1\|clk_hold~clkctrl 3 COMB CLKCTRL_G5 33 " "Info: 3: + IC(1.592 ns) + CELL(0.000 ns) = 4.884 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'divide_to_1ms:U1\|clk_hold~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 6.435 ns delay:U6\|EN_out 4 REG LCFF_X35_Y2_N25 8 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 6.435 ns; Loc. = LCFF_X35_Y2_N25; Fanout = 8; REG Node = 'delay:U6\|EN_out'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.10 % ) " "Info: Total cell delay = 2.323 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 63.90 % ) " "Info: Total interconnect delay = 4.112 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} delay:U6|EN_out {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.439 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl Count3_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.439 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} Count3_Out[1] {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} delay:U6|EN_out {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 242 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.396 ns" { delay:U6|EN_out EN Count3_Out[3]~10 Count3_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.396 ns" { delay:U6|EN_out {} EN {} Count3_Out[3]~10 {} Count3_Out[1] {} } { 0.000ns 1.748ns 0.280ns 0.408ns } { 0.000ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.439 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl Count3_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.439 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} Count3_Out[1] {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} delay:U6|EN_out {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "delay:U6\|EN_out SW\[0\] CLOCK_50 -0.582 ns register " "Info: tsu for register \"delay:U6\|EN_out\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is -0.582 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.889 ns + Longest pin register " "Info: + Longest pin to register delay is 5.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 3; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(0.398 ns) 3.753 ns delay:U6\|DELAY~2 2 COMB LCCOMB_X34_Y2_N16 1 " "Info: 2: + IC(2.356 ns) + CELL(0.398 ns) = 3.753 ns; Loc. = LCCOMB_X34_Y2_N16; Fanout = 1; COMB Node = 'delay:U6\|DELAY~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { SW[0] delay:U6|DELAY~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.393 ns) 4.591 ns delay:U6\|DELAY~3 3 COMB LCCOMB_X35_Y2_N8 2 " "Info: 3: + IC(0.445 ns) + CELL(0.393 ns) = 4.591 ns; Loc. = LCCOMB_X35_Y2_N8; Fanout = 2; COMB Node = 'delay:U6\|DELAY~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { delay:U6|DELAY~2 delay:U6|DELAY~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 5.133 ns delay:U6\|EN_out~4 4 COMB LCCOMB_X35_Y2_N30 1 " "Info: 4: + IC(0.267 ns) + CELL(0.275 ns) = 5.133 ns; Loc. = LCCOMB_X35_Y2_N30; Fanout = 1; COMB Node = 'delay:U6\|EN_out~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { delay:U6|DELAY~3 delay:U6|EN_out~4 } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 5.805 ns delay:U6\|EN_out~14 5 COMB LCCOMB_X35_Y2_N24 1 " "Info: 5: + IC(0.252 ns) + CELL(0.420 ns) = 5.805 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'delay:U6\|EN_out~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { delay:U6|EN_out~4 delay:U6|EN_out~14 } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.889 ns delay:U6\|EN_out 6 REG LCFF_X35_Y2_N25 8 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.889 ns; Loc. = LCFF_X35_Y2_N25; Fanout = 8; REG Node = 'delay:U6\|EN_out'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { delay:U6|EN_out~14 delay:U6|EN_out } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.569 ns ( 43.62 % ) " "Info: Total cell delay = 2.569 ns ( 43.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 56.38 % ) " "Info: Total interconnect delay = 3.320 ns ( 56.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.889 ns" { SW[0] delay:U6|DELAY~2 delay:U6|DELAY~3 delay:U6|EN_out~4 delay:U6|EN_out~14 delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.889 ns" { SW[0] {} SW[0]~combout {} delay:U6|DELAY~2 {} delay:U6|DELAY~3 {} delay:U6|EN_out~4 {} delay:U6|EN_out~14 {} delay:U6|EN_out {} } { 0.000ns 0.000ns 2.356ns 0.445ns 0.267ns 0.252ns 0.000ns } { 0.000ns 0.999ns 0.398ns 0.393ns 0.275ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.435 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.787 ns) 3.292 ns divide_to_1ms:U1\|clk_hold 2 REG LCFF_X40_Y21_N1 3 " "Info: 2: + IC(1.506 ns) + CELL(0.787 ns) = 3.292 ns; Loc. = LCFF_X40_Y21_N1; Fanout = 3; REG Node = 'divide_to_1ms:U1\|clk_hold'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.000 ns) 4.884 ns divide_to_1ms:U1\|clk_hold~clkctrl 3 COMB CLKCTRL_G5 33 " "Info: 3: + IC(1.592 ns) + CELL(0.000 ns) = 4.884 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'divide_to_1ms:U1\|clk_hold~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 6.435 ns delay:U6\|EN_out 4 REG LCFF_X35_Y2_N25 8 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 6.435 ns; Loc. = LCFF_X35_Y2_N25; Fanout = 8; REG Node = 'delay:U6\|EN_out'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.10 % ) " "Info: Total cell delay = 2.323 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 63.90 % ) " "Info: Total interconnect delay = 4.112 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} delay:U6|EN_out {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.889 ns" { SW[0] delay:U6|DELAY~2 delay:U6|DELAY~3 delay:U6|EN_out~4 delay:U6|EN_out~14 delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.889 ns" { SW[0] {} SW[0]~combout {} delay:U6|DELAY~2 {} delay:U6|DELAY~3 {} delay:U6|EN_out~4 {} delay:U6|EN_out~14 {} delay:U6|EN_out {} } { 0.000ns 0.000ns 2.356ns 0.445ns 0.267ns 0.252ns 0.000ns } { 0.000ns 0.999ns 0.398ns 0.393ns 0.275ns 0.420ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} delay:U6|EN_out {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX0\[2\] Count0_Out\[3\] 14.342 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX0\[2\]\" through register \"Count0_Out\[3\]\" is 14.342 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.439 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.787 ns) 3.292 ns divide_to_1ms:U1\|clk_hold 2 REG LCFF_X40_Y21_N1 3 " "Info: 2: + IC(1.506 ns) + CELL(0.787 ns) = 3.292 ns; Loc. = LCFF_X40_Y21_N1; Fanout = 3; REG Node = 'divide_to_1ms:U1\|clk_hold'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.000 ns) 4.884 ns divide_to_1ms:U1\|clk_hold~clkctrl 3 COMB CLKCTRL_G5 33 " "Info: 3: + IC(1.592 ns) + CELL(0.000 ns) = 4.884 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'divide_to_1ms:U1\|clk_hold~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 6.439 ns Count0_Out\[3\] 4 REG LCFF_X63_Y6_N21 9 " "Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 6.439 ns; Loc. = LCFF_X63_Y6_N21; Fanout = 9; REG Node = 'Count0_Out\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { divide_to_1ms:U1|clk_hold~clkctrl Count0_Out[3] } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.08 % ) " "Info: Total cell delay = 2.323 ns ( 36.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.116 ns ( 63.92 % ) " "Info: Total interconnect delay = 4.116 ns ( 63.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.439 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl Count0_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.439 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} Count0_Out[3] {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 191 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.653 ns + Longest register pin " "Info: + Longest register to pin delay is 7.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count0_Out\[3\] 1 REG LCFF_X63_Y6_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y6_N21; Fanout = 9; REG Node = 'Count0_Out\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count0_Out[3] } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.507 ns) + CELL(0.275 ns) 3.782 ns bcd_to_7seg_decimal:U2\|Mux4~0 2 COMB LCCOMB_X31_Y3_N24 1 " "Info: 2: + IC(3.507 ns) + CELL(0.275 ns) = 3.782 ns; Loc. = LCCOMB_X31_Y3_N24; Fanout = 1; COMB Node = 'bcd_to_7seg_decimal:U2\|Mux4~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { Count0_Out[3] bcd_to_7seg_decimal:U2|Mux4~0 } "NODE_NAME" } } { "../../Homework/Homework 4/bcd_to_7seg_decimal.vhd" "" { Text "Z:/EE367/Homework/Homework 4/bcd_to_7seg_decimal.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(2.778 ns) 7.653 ns HEX0\[2\] 3 PIN PIN_AC12 0 " "Info: 3: + IC(1.093 ns) + CELL(2.778 ns) = 7.653 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.871 ns" { bcd_to_7seg_decimal:U2|Mux4~0 HEX0[2] } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.053 ns ( 39.89 % ) " "Info: Total cell delay = 3.053 ns ( 39.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.600 ns ( 60.11 % ) " "Info: Total interconnect delay = 4.600 ns ( 60.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.653 ns" { Count0_Out[3] bcd_to_7seg_decimal:U2|Mux4~0 HEX0[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.653 ns" { Count0_Out[3] {} bcd_to_7seg_decimal:U2|Mux4~0 {} HEX0[2] {} } { 0.000ns 3.507ns 1.093ns } { 0.000ns 0.275ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.439 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl Count0_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.439 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} Count0_Out[3] {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.653 ns" { Count0_Out[3] bcd_to_7seg_decimal:U2|Mux4~0 HEX0[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.653 ns" { Count0_Out[3] {} bcd_to_7seg_decimal:U2|Mux4~0 {} HEX0[2] {} } { 0.000ns 3.507ns 1.093ns } { 0.000ns 0.275ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[3\] GPIO_0\[3\] 9.501 ns Longest " "Info: Longest tpd from source pin \"KEY\[3\]\" to destination pin \"GPIO_0\[3\]\" is 9.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.967 ns) + CELL(2.672 ns) 9.501 ns GPIO_0\[3\] 2 PIN PIN_E25 0 " "Info: 2: + IC(5.967 ns) + CELL(2.672 ns) = 9.501 ns; Loc. = PIN_E25; Fanout = 0; PIN Node = 'GPIO_0\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { KEY[3] GPIO_0[3] } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.534 ns ( 37.20 % ) " "Info: Total cell delay = 3.534 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.967 ns ( 62.80 % ) " "Info: Total interconnect delay = 5.967 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.501 ns" { KEY[3] GPIO_0[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.501 ns" { KEY[3] {} KEY[3]~combout {} GPIO_0[3] {} } { 0.000ns 0.000ns 5.967ns } { 0.000ns 0.862ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "delay:U6\|EN_out SW\[4\] CLOCK_50 3.618 ns register " "Info: th for register \"delay:U6\|EN_out\" (data pin = \"SW\[4\]\", clock pin = \"CLOCK_50\") is 3.618 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.435 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.787 ns) 3.292 ns divide_to_1ms:U1\|clk_hold 2 REG LCFF_X40_Y21_N1 3 " "Info: 2: + IC(1.506 ns) + CELL(0.787 ns) = 3.292 ns; Loc. = LCFF_X40_Y21_N1; Fanout = 3; REG Node = 'divide_to_1ms:U1\|clk_hold'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.000 ns) 4.884 ns divide_to_1ms:U1\|clk_hold~clkctrl 3 COMB CLKCTRL_G5 33 " "Info: 3: + IC(1.592 ns) + CELL(0.000 ns) = 4.884 ns; Loc. = CLKCTRL_G5; Fanout = 33; COMB Node = 'divide_to_1ms:U1\|clk_hold~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl } "NODE_NAME" } } { "divide_to_1ms.vhd" "" { Text "Z:/EE367/Labs/lab09/divide_to_1ms.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 6.435 ns delay:U6\|EN_out 4 REG LCFF_X35_Y2_N25 8 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 6.435 ns; Loc. = LCFF_X35_Y2_N25; Fanout = 8; REG Node = 'delay:U6\|EN_out'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.10 % ) " "Info: Total cell delay = 2.323 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 63.90 % ) " "Info: Total interconnect delay = 4.112 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} delay:U6|EN_out {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.083 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 PIN PIN_AF14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 3; PIN Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "lab09.vhd" "" { Text "Z:/EE367/Labs/lab09/lab09.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.420 ns) 2.090 ns delay:U6\|DELAY~6 2 COMB LCCOMB_X35_Y2_N26 1 " "Info: 2: + IC(0.671 ns) + CELL(0.420 ns) = 2.090 ns; Loc. = LCCOMB_X35_Y2_N26; Fanout = 1; COMB Node = 'delay:U6\|DELAY~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SW[4] delay:U6|DELAY~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.489 ns delay:U6\|EN_out~5 3 COMB LCCOMB_X35_Y2_N4 1 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 2.489 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'delay:U6\|EN_out~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { delay:U6|DELAY~6 delay:U6|EN_out~5 } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.245 ns) 2.999 ns delay:U6\|EN_out~14 4 COMB LCCOMB_X35_Y2_N24 1 " "Info: 4: + IC(0.265 ns) + CELL(0.245 ns) = 2.999 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'delay:U6\|EN_out~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { delay:U6|EN_out~5 delay:U6|EN_out~14 } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.083 ns delay:U6\|EN_out 5 REG LCFF_X35_Y2_N25 8 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.083 ns; Loc. = LCFF_X35_Y2_N25; Fanout = 8; REG Node = 'delay:U6\|EN_out'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { delay:U6|EN_out~14 delay:U6|EN_out } "NODE_NAME" } } { "delay.vhd" "" { Text "Z:/EE367/Labs/lab09/delay.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 61.56 % ) " "Info: Total cell delay = 1.898 ns ( 61.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.185 ns ( 38.44 % ) " "Info: Total interconnect delay = 1.185 ns ( 38.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { SW[4] delay:U6|DELAY~6 delay:U6|EN_out~5 delay:U6|EN_out~14 delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { SW[4] {} SW[4]~combout {} delay:U6|DELAY~6 {} delay:U6|EN_out~5 {} delay:U6|EN_out~14 {} delay:U6|EN_out {} } { 0.000ns 0.000ns 0.671ns 0.249ns 0.265ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { CLOCK_50 divide_to_1ms:U1|clk_hold divide_to_1ms:U1|clk_hold~clkctrl delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { CLOCK_50 {} CLOCK_50~combout {} divide_to_1ms:U1|clk_hold {} divide_to_1ms:U1|clk_hold~clkctrl {} delay:U6|EN_out {} } { 0.000ns 0.000ns 1.506ns 1.592ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.083 ns" { SW[4] delay:U6|DELAY~6 delay:U6|EN_out~5 delay:U6|EN_out~14 delay:U6|EN_out } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.083 ns" { SW[4] {} SW[4]~combout {} delay:U6|DELAY~6 {} delay:U6|EN_out~5 {} delay:U6|EN_out~14 {} delay:U6|EN_out {} } { 0.000ns 0.000ns 0.671ns 0.249ns 0.265ns 0.000ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.245ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 18:18:20 2011 " "Info: Processing ended: Wed Mar 30 18:18:20 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
