#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec  9 17:20:17 2023
# Process ID: 13940
# Current directory: C:/Users/wuhao/Desktop/jsjzcyl/project_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27824 C:\Users\wuhao\Desktop\jsjzcyl\project_8\project_8.xpr
# Log file: C:/Users/wuhao/Desktop/jsjzcyl/project_8/vivado.log
# Journal file: C:/Users/wuhao/Desktop/jsjzcyl/project_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/wuhao/Desktop/jsjzcyl/8/Project_8_wh/Project_6/mips_sopc_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vilog/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_sopc1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_sopc1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/devices.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/decoder_5_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/decoder_6_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2458] undeclared symbol inst_add, assumed default net type wire [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/id.v:51]
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/id.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aluop_o' is not allowed [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/id.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/mips_sopc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_sopc1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipline_cpu
INFO: [VRFC 10-2458] undeclared symbol wb_wdata, assumed default net type wire [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v:64]
INFO: [VRFC 10-2458] undeclared symbol wb_wd, assumed default net type wire [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v:65]
INFO: [VRFC 10-2458] undeclared symbol wb_wreg, assumed default net type wire [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sim_1/new/mips_sopc1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_sopc1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.sim/sim_1/behav/xsim'
"xelab -wto 2e54806bf686437daaa4d65a017d692b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_sopc1_tb_behav xil_defaultlib.mips_sopc1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2e54806bf686437daaa4d65a017d692b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_sopc1_tb_behav xil_defaultlib.mips_sopc1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_wdata' [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'wb_wd' [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.srcs/sources_1/new/pipline_cpu.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pipline_cpu
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.mips_sopc1
Compiling module xil_defaultlib.mips_sopc1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_sopc1_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.sim/sim_1/behav/xsim/xsim.dir/mips_sopc1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  9 17:20:37 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/wuhao/Desktop/jsjzcyl/8/Project_8_wh/Project_6/mips_sopc_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/wuhao/Desktop/jsjzcyl/8/Project_8_wh/Project_6/mips_sopc_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/wuhao/Desktop/jsjzcyl/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_sopc1_tb_behav -key {Behavioral:sim_1:Functional:mips_sopc1_tb} -tclbatch {mips_sopc1_tb.tcl} -view {C:/Users/wuhao/Desktop/jsjzcyl/8/Project_8_wh/Project_6/mips_sopc1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/wuhao/Desktop/jsjzcyl/8/Project_8_wh/Project_6/mips_sopc1_tb_behav.wcfg
source mips_sopc1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_sopc1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 885.164 ; gain = 69.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 17:20:56 2023...
