Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 17 01:54:07 2025
| Host         : LAPTOP-JU02PEUM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_bd_wrapper_control_sets_placed.rpt
| Design       : system_bd_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   979 |
|    Minimum number of control sets                        |   979 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3216 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   979 |
| >= 0 to < 4        |   180 |
| >= 4 to < 6        |   194 |
| >= 6 to < 8        |    72 |
| >= 8 to < 10       |   114 |
| >= 10 to < 12      |    42 |
| >= 12 to < 14      |    94 |
| >= 14 to < 16      |     7 |
| >= 16              |   276 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1888 |          771 |
| No           | No                    | Yes                    |             215 |           70 |
| No           | Yes                   | No                     |            1602 |          748 |
| Yes          | No                    | No                     |            6083 |         1500 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            6701 |         2050 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                                      Enable Signal                                                                                                                      |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                                           |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                    | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                             |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                    | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                           |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                           |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                    | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                              |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  | system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                    | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                    |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                                           |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
| ~system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                         | system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                     |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/re                                                                                                                             | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rs_rdata/re                                                                                                                                                                                           | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/we                                                                                                                                               |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/re                                                                                                                                           | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/sequential_bursts.burst_sequential/we                                                                                                                                                 |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
| ~system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                      | system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                         |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.pop_dout__0                                                                                                               |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                      |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                             |                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                               |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                                                             |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                    | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                   |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                  | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                             |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                               |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/sel                                                                                                                             |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                        |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rs_rdata_int/data_p1_reg[32]_1[0]                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                               |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                                                             |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                                                             |                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                               |                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                          |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                           |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                         |                                                                                                                                                                                           |                3 |              3 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[4].srl_nx1/shift                                                                                                             |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                 | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                     |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                  |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                        |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                                               | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                      | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                     |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/we                                                                                                                         |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                       |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                     |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                       | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                       | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_w_read_fifo_addr[0]_i_1_n_0                                     | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1066]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                 | system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                     |                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                 | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                              | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                       |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
| ~system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                         | system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              4 |         2.00 |
|  system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                    |                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_bd_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                      | system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                   | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                              | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_ld_en                                                                                                                                                 |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.fifo_srl_gen.raddr_reg[0][0]                                                                                              | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                     |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/fifo_depth_gt1_gen.fifo_srl_gen.raddr[3]_i_1__4_n_0                                                                                                                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                 | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                   | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/re                                                                                                                         | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                   | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                          |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r                                                                                                        |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                 | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                       |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                         | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                  |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                     | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/CTRL_s_axi_U/waddr                                                                                                                                                                                                             |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/fifo_depth_gt1_gen.fifo_srl_gen.raddr[3]_i_1__3_n_0                                                                                                                      | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                        |                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                              |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                 | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                      |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/if_read                                                                                                                                                              | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                 | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                         | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                   | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/conservative_gen.rs_burst/load_p1                                                                                                                                                      |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/conservative_gen.fifo_req_gen[0].fifo_req/fifo_depth_gt1_gen.fifo_srl_gen.raddr[3]_i_1__2_n_0                                                                                          | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                                                                                                     |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/fifo_rreq/fifo_depth_gt1_gen.num_data_cnt[3]_i_1__4_n_0                                                                                                                                            | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/fifo_rreq/fifo_depth_gt1_gen.mOutPtr[3]_i_1__4_n_0                                                                                                                                                 | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/E[0]                                                                                                 | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                 | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/fifo_depth_gt1_gen.fifo_srl_gen.raddr[3]_i_1__0_n_0                                                                                                                  | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                   | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                   | system_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                     | system_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                          |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | system_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                              |                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                   |                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[5]_i_1_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                       | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                                                                          | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              4 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                       | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                            |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/fifo_depth_gt1_gen.mOutPtr[4]_i_1__4_n_0                                                                                                                                   | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/fifo_depth_gt1_gen.num_data_cnt[4]_i_1__4_n_0                                                                                                                              | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/fifo_depth_gt1_gen.num_data_cnt                                                                                                                                             | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/fifo_depth_gt1_gen.mOutPtr                                                                                                                                                  | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                       |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                  | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                      |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                       | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                      |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                       | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                      |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                      |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                  | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_si_handler/areset_r                                                                                                        |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                          | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                 | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                            | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.full_n_reg[0]                                                                                                | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                               | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                      |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                    |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_addr_ld_en                                                                                                                                                 | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int[15]_i_1_n_0                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0                                                                                                                             | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                      |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/fifo_depth_gt1_gen.num_data_cnt[4]_i_1__0_n_0                                                                                                                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/buff_wdata/fifo_depth_gt1_gen.fifo_srl_gen.raddr[4]_i_1_n_0                                                                                                                                      | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                          | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/E[0]                                                                                                                                         | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                      |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                       | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/fifo_wrsp/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/s_ready_t_reg[0]                                                                                                                             | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/E[0]                                                                                                                                                                             | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_3[0]                                                                                                   |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                 | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                             | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                                      | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                      |                3 |              5 |         1.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/fifo_depth_gt1_gen.mOutPtr[4]_i_1__3_n_0                                                                                                                                 | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/fifo_depth_gt1_gen.num_data_cnt[4]_i_1__3_n_0                                                                                                                            | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/conservative_gen.fifo_req_gen[0].fifo_req/fifo_depth_gt1_gen.mOutPtr[4]_i_1__2_n_0                                                                                                     | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/conservative_gen.fifo_req_gen[0].fifo_req/fifo_depth_gt1_gen.num_data_cnt[4]_i_1__2_n_0                                                                                                | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                  | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                             | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/p_0_in0                                                                                                                                                                                                         | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/ap_NS_fsm1                                                                                                                                        |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                            | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                            | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                              |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                       |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                  | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                       |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                       | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                      |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                      |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                                                                  | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                      |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/ap_CS_fsm_reg_n_0_[3]                                                                                                                                                                                    | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/ap_NS_fsm1                                                                                                                                 |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                            | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                            | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                   | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_1                                                                                                                                                            | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                 | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/E[0]                                                                                                                                                                             | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_linear_fu_578/flow_control_loop_pipe_sequential_init_U/grp_dense_linear_fu_578_ap_start_reg_reg[0]                                                                                                                   | system_bd_i/ecg_cnn_0/U0/grp_dense_linear_fu_578/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                            | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_1[0]                             |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                      |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                      |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                       | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                             |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                   | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                             | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[4]_i_1_n_0                                                                                                                           | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                 | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                         |                3 |              5 |         1.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                 | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                   | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[4]_i_1_n_0                                                                                                                           | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[4]_i_1_n_0                                                                                                                           | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                   | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                      |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                      |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                 | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                   | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                               |                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                      |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_sc_route[4]_i_1_n_0                                                                                                                           | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                       |                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                 | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                2 |              5 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[4]                                                                                          | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                          | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                 | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                  |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                          | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                 | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[5]_i_1_n_0                                                                                                                            | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                1 |              6 |         6.00 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                                                                  |                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/ap_condition_430                                                                                                                                                                                        |                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                            | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                  |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                                     |                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                  |                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/buff_wdata/fifo_depth_gt1_gen.num_data_cnt[5]_i_1_n_0                                                                                                                                            | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/buff_wdata/fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0                                                                                                                                                 | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              6 |         3.00 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                |                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/E[0]                                                                                                                                                                             | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset_d                                                                                                                  |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                    |                4 |              6 |         1.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                 | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                                                          | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                          | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[1056]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                1 |              6 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                        | system_bd_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                   |                1 |              6 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1066]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                          | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                1 |              6 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                             | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/FIFO_Full_i_1__0_n_0                                                                                               |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                                          | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                      | system_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                 |                1 |              6 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/FIFO_Full_i_1_n_0                                                                                                  |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[4]                                                                                          | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[3]                                                                                          | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                1 |              6 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                                          | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                    |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                 | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                  |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                          | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                1 |              6 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              6 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                               | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                           |                2 |              7 |         3.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                 | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                  |                3 |              7 |         2.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                3 |              7 |         2.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                            | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                2 |              7 |         3.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              7 |         1.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              7 |         1.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                     |                1 |              7 |         7.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              7 |         1.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                            | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                2 |              7 |         3.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                3 |              7 |         2.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                           | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                1 |              7 |         7.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                           | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                               | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |                4 |              8 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                     | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              8 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                   | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                           |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                            |                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                             |                                                                                                                                                                                           |                7 |              8 |         1.14 |
|  system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                              |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/sequential_bursts.burst_sequential/could_multi_bursts.last_loop                                                                                                                       | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/buff_rdata/fifo_depth_gt1_gen.fifo_mem_gen.U_ffo_mem/WEBWE[0]                                                                                                                                      | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/buff_rdata/re                                                                                                                                                                                      | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                           | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |                4 |              8 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/fifo_wr                                                                                                                                                                          |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                      |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/conservative_gen.fifo_burst/E[0]                                                                                                                                                                 | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/could_multi_bursts.last_loop                                                                                                                     | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/rs_req/E[0]                                                                                                                                                                            | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/conservative_gen.rs_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                         |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
| ~system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                               | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                5 |              8 |         1.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                           | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              8 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                               | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                4 |              8 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                           | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[1032]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                              | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |                3 |              8 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[7]_i_1_n_0                                                                                                                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/w_reg/skid_buffer[1032]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                               | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                4 |              8 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                           | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                2 |              8 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |              9 |         1.80 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/ap_CS_fsm_pp0_stage0                                                                                                                                                                                   | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/flow_control_loop_pipe_sequential_init_U/i_fu_248_reg[2][0]                                                                              |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                                                   |                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2                                                                                                      | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                 |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                           | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |                3 |              9 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/r_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/r_reg/skid_buffer[1066]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                           | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                  |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                           | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                  |                3 |              9 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_maxpool_fu_436/ap_enable_reg_pp0_iter1                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_maxpool_fu_436/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                           | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                  |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |              9 |         1.80 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/ap_CS_fsm_state2                                                                                                                                                                                                |                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                           | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                  |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                5 |              9 |         1.80 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/buff_rdata/fifo_depth_gt1_gen.mOutPtr[8]_i_1_n_0                                                                                                                                                   | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                3 |              9 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |              9 |         1.80 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/grp_gap_Pipeline_VITIS_LOOP_117_1_fu_226/flow_control_loop_pipe_sequential_init_U/i_fu_700                                                                                                                      |                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/buff_rdata/fifo_depth_gt1_gen.num_data_cnt[8]_i_1_n_0                                                                                                                                              | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                3 |              9 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |              9 |         1.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              9 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                                   |                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                6 |              9 |         1.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              9 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                              | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                2 |              9 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              9 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              9 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                          | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |              9 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                                                   |                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1_n_0                                                                                                                     | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_DUAL_ADDR_CNT.bram_addr_int[15]_i_1_n_0                                                       |                4 |             10 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                4 |             10 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                4 |             10 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/i_fu_168040_out                                                                                                                                                                                         | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                        |                3 |             10 |         3.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                           |                4 |             10 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                4 |             10 |         2.50 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                      |                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/sequential_bursts.burst_sequential/rs_req/p_16_in                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/sequential_bursts.burst_sequential/sect_addr_buf[11]_i_1__0_n_0                                                         |                2 |             10 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |                5 |             10 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                4 |             10 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int[11]_i_1_n_0                                                                                                   |                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/p_16_in                                                                                                                                   | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/sect_addr_buf[11]_i_1_n_0                                                          |                3 |             10 |         3.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |             10 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_15_fu_3740                                                                                                                                                                                    | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[1]_2                                                               |                5 |             11 |         2.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_1_fu_3180                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[2]                                                                 |                4 |             11 |         2.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                5 |             11 |         2.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_10_fu_3540                                                                                                                                                                                    | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[0]_4                                                               |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_11_fu_3580                                                                                                                                                                                    | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[1]_1                                                               |                2 |             11 |         5.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |             11 |         2.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_14_fu_3700                                                                                                                                                                                    | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[0]_6                                                               |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_7_fu_3420                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[1]_0                                                               |                7 |             11 |         1.57 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/ap_block_pp0_stage6_subdone_grp0_done_reg                                                                            | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/ap_CS_fsm_reg[6]                                       |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_exp_12_3_s_fu_598/ap_ce_reg                                                                                                                                                                                                | system_bd_i/ecg_cnn_0/U0/grp_exp_12_3_s_fu_598/ap_return_int_reg[10]_i_1_n_0                                                                                                              |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_9_fu_3500                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/ap_CS_fsm_reg[3]_0                                                                         |                2 |             11 |         5.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |             11 |         2.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                      |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_5_fu_3340                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/ap_CS_fsm_reg[3]                                                                           |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_13_fu_3660                                                                                                                                                                                    | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/ap_CS_fsm_reg[3]_1                                                                         |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_3_fu_3260                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[1]                                                                 |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_fu_3140                                                                                                                                                                                       | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[0]                                                                 |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_4_fu_3300                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[0]_1                                                               |                4 |             11 |         2.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_12_fu_3620                                                                                                                                                                                    | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[0]_5                                                               |                2 |             11 |         5.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_2_fu_3220                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[0]_0                                                               |                2 |             11 |         5.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_6_fu_3380                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[0]_2                                                               |                5 |             11 |         2.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |             11 |         2.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/ap_CS_fsm_state18                                                                                                                                                                                                              |                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/ap_CS_fsm_reg[1]                                  |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/dense1_out_8_fu_3460                                                                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/trunc_ln146_reg_684_reg[0]_3                                                               |                3 |             11 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[0]_2[0]                                                                                                                                                                               |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[0]_6[0]                                                                                                                                                                               |                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[1]_1[0]                                                                                                                                                                               |                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/SR[0]                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/SR[0]                                                                                                           |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/valid_addr_strobe_q_reg[0]                                                                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rs_rdata_int/p_21_in                                                                                                                                                                  | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rs_rdata_int/fifo_depth_gt1_gen.dout_vld_reg                                                                            |                6 |             12 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/ap_CS_fsm_reg[3]_1[0]                                                                                                                                                                                           |                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                2 |             12 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/areset_r_0                                                                                                     |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                          | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                          | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                          | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                                                                          |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                   | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/SR[0]                                                                                                           |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/SR[0]                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                             | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[3]_1                                                                                                      | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[0]_5[0]                                                                                                                                                                               |                                                                                                                                                                                           |                7 |             12 |         1.71 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/ap_CS_fsm_state42                                                                                                                                                                                                              |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/sdiv_20ns_13s_20_24_seq_1_U293/start0_reg_n_0                                                                                                                                                                                  |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                   | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/sdiv_20ns_13s_20_24_seq_1_U293/ecg_cnn_sdiv_20ns_13s_20_24_seq_1_divseq_u/E[0]                                                                                                                                                 |                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[1]_3[0]                                                                                                                                                                               |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                2 |             12 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/ap_CS_fsm_reg[3]_2[0]                                                                                                                                                                                           |                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/grp_gap_Pipeline_VITIS_LOOP_117_1_fu_226/ap_enable_reg_pp0_iter2                                                                                                                                                | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/grp_gap_Pipeline_VITIS_LOOP_117_1_fu_226/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                    |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/phi_ln150_fu_144_0                                                                                                                                       | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/flow_control_loop_pipe_sequential_init_U/SR[0]                                             |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_reg_358_reg[2]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                           |                7 |             12 |         1.71 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                          | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_linear_fu_578/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                          |                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[0]_3[0]                                                                                                                                                                               |                                                                                                                                                                                           |                2 |             12 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[1]_0[0]                                                                                                                                                                               |                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                            | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                               | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[0]_1[0]                                                                                                                                                                               |                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[1]_2[0]                                                                                                                                                                               |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_maxpool_fu_436/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_1040                                                                                                                                             |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                          | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_gap_fu_510/trunc_ln115_1_reg_363_reg[0]_4[0]                                                                                                                                                                               |                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                4 |             13 |         3.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                     | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_4[0]                                                                                           |                6 |             13 |         2.17 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/f_fu_25200_out                                                                                                                                                                                         | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                           |                3 |             13 |         4.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_256                                                                                                                                         |                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                    |                6 |             13 |         2.17 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |             13 |         3.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |             13 |         2.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                5 |             13 |         2.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                           | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                            |                3 |             13 |         4.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                               | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                                                             |                5 |             13 |         2.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                5 |             13 |         2.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                4 |             13 |         3.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/CacheLine_Cnt_reg[0][0]                                                                    | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                4 |             13 |         3.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |             13 |         3.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                         | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                3 |             13 |         4.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/areset_r_0                                                                                                     |                3 |             13 |         4.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |             13 |         2.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                7 |             14 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                5 |             15 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                      |                6 |             15 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_si_handler/areset_r                                                                                                        |                4 |             15 |         3.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                5 |             15 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                4 |             15 |         3.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                      |                5 |             15 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                6 |             16 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                 |                3 |             16 |         5.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                           |                9 |             16 |         1.78 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                5 |             16 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                             | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                3 |             16 |         5.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                              | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                3 |             16 |         5.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                           |                5 |             17 |         3.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             17 |         1.89 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_linear_fu_578/acc_01_fu_1480                                                                                                                                                                                         | system_bd_i/ecg_cnn_0/U0/grp_dense_linear_fu_578/flow_control_loop_pipe_sequential_init_U/ap_sig_allocacmp_i_31                                                                           |                6 |             18 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |             19 |         3.17 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                    |                8 |             19 |         2.38 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                7 |             19 |         2.71 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                           |                4 |             20 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             20 |         2.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                           |                4 |             20 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/buff_wdata/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/ap_CS_fsm_reg[42]                                                                                                                           |                                                                                                                                                                                           |                6 |             21 |         3.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |                3 |             21 |         7.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1132]_i_1__0_n_0                                                                                                                                                     |                                                                                                                                                                                           |                3 |             21 |         7.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/rs_req/E[0]                                                                                                                                                                            | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                6 |             21 |         3.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/conservative_gen.rs_burst/re                                                                                                                                                           | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                6 |             21 |         3.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                7 |             22 |         3.14 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |                4 |             22 |         5.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |                4 |             22 |         5.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                           |                5 |             22 |         4.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                           |                5 |             22 |         4.40 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                         | system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                    |                5 |             23 |         4.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                      |                                                                                                                                                                                           |                5 |             23 |         4.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                        |                6 |             24 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                9 |             24 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                7 |             24 |         3.43 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |               13 |             24 |         1.85 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                8 |             24 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld50_out                                                                                                                                            |                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                9 |             24 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                8 |             24 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                7 |             24 |         3.43 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                7 |             24 |         3.43 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                9 |             24 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                7 |             24 |         3.43 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                        |               11 |             24 |         2.18 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                8 |             24 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                7 |             24 |         3.43 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1078]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                        |               11 |             24 |         2.18 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                9 |             24 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                9 |             24 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                           |                5 |             24 |         4.80 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |               13 |             24 |         1.85 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                9 |             24 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                    | system_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                9 |             24 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |               13 |             24 |         1.85 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                   | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                8 |             24 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                7 |             25 |         3.57 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rs_rdata_int/p_21_in                                                                                                                                                                  |                                                                                                                                                                                           |                9 |             25 |         2.78 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/buff_rdata/fifo_depth_gt1_gen.dout_vld_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                            |                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1078]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                           |                4 |             25 |         6.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             25 |         3.12 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                           |                4 |             25 |         6.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                           |                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rs_rdata_int/load_p1                                                                                                                                                                  |                                                                                                                                                                                           |                7 |             25 |         3.57 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1078]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                           |                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                            |                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                           |                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1126]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |                8 |             26 |         3.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                            |                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                               |                                                                                                                                                                                           |                4 |             27 |         6.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_shelve_d                                                                                                                        |                                                                                                                                                                                           |                5 |             27 |         5.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                           |                                                                                                                                                                                           |                4 |             27 |         6.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                6 |             27 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                            |                                                                                                                                                                                           |                7 |             27 |         3.86 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                           |                                                                                                                                                                                           |                5 |             27 |         5.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                           |                6 |             27 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/skid_buffer[1126]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                           |                7 |             27 |         3.86 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                           |                                                                                                                                                                                           |                4 |             27 |         6.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                            |                                                                                                                                                                                           |                5 |             27 |         5.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                           |                                                                                                                                                                                           |                7 |             28 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                   | system_bd_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                         |                6 |             28 |         4.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                                            |                                                                                                                                                                                           |                6 |             28 |         4.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/ap_NS_fsm13_out                                                                                                                          |                5 |             28 |         5.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                               |                                                                                                                                                                                           |                8 |             28 |         3.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                           |                                                                                                                                                                                           |                5 |             28 |         5.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                    |               15 |             29 |         1.93 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                           |               16 |             30 |         1.88 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/E[0]                                                                                                 | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                7 |             30 |         4.29 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_7                                                                                                                   |                                                                                                                                                                                           |               10 |             30 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             30 |         3.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[1].MUXCY_I/E[0]                                                                                              | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               11 |             31 |         2.82 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1092]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                           |                6 |             31 |         5.17 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1092]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1092]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/r_shelf                                                                                                                           |                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |               22 |             32 |         1.45 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                               | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                                                             |               13 |             32 |         2.46 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                   |                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                               |                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_2[0]                                                                                                                          | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               10 |             32 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                      | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |                9 |             32 |         3.56 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                     | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               10 |             32 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                       | system_bd_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                9 |             32 |         3.56 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Not_Using_TLBS.instr_Addr_1_reg[29][0]                                                                                                         | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               12 |             32 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                    | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                7 |             32 |         4.57 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/CTRL_s_axi_U/int_input_r_r[63]_i_1_n_0                                                                                                                                                                                         | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                5 |             32 |         6.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/CTRL_s_axi_U/int_input_r_r[31]_i_1_n_0                                                                                                                                                                                         | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               10 |             32 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                         |                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/CTRL_s_axi_U/int_output_r_r19_out                                                                                                                                                                                              | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                5 |             32 |         6.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/push                                                                         |                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/CTRL_s_axi_U/int_output_r_r                                                                                                                                                                                                    | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               10 |             32 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                             |                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                 |                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                  | system_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                             |                5 |             32 |         6.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                       | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                5 |             32 |         6.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data[32]_i_1_n_0                                                                                                                                 | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               12 |             32 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data[0]_i_1_n_0                                                                                                                                  | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               11 |             32 |         2.91 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                               | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                               |               13 |             32 |         2.46 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                       | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                6 |             32 |         5.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             32 |         4.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |                6 |             33 |         5.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/s_axi_rvalid                                                                                                                                                                     | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               10 |             33 |         3.30 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1126]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/r_shelf                                                                                                                           |                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                         |                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                         |                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                           |                6 |             33 |         5.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                      |                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |               11 |             33 |         3.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                      |                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                8 |             33 |         4.12 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                           |                8 |             34 |         4.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/skid_buffer[1126]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                           |                6 |             34 |         5.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |                5 |             36 |         7.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                           |                6 |             36 |         6.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                5 |             36 |         7.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                5 |             36 |         7.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                           |                7 |             37 |         5.29 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                           |                5 |             37 |         7.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                           |                8 |             37 |         4.62 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                       |                                                                                                                                                                                           |                8 |             37 |         4.62 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                8 |             38 |         4.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                         |                                                                                                                                                                                           |                5 |             39 |         7.80 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             39 |         3.90 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             39 |         4.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                5 |             40 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                5 |             40 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             40 |         4.44 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                           |                                                                                                                                                                                           |               11 |             41 |         3.73 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                 | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             42 |         5.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                9 |             42 |         4.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]                                     |                                                                                                                                                                                           |               12 |             42 |         3.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                 | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |               10 |             42 |         4.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             43 |         4.78 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             43 |         4.30 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             44 |         4.89 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             44 |         4.89 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             44 |         4.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             45 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             45 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                  | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             45 |         5.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                8 |             45 |         5.62 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             45 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                 | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             47 |         5.88 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/w_local_82_0_U/E[0]                                                                                                                                      |                                                                                                                                                                                           |               19 |             47 |         2.47 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                 | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                9 |             47 |         5.22 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                 | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                9 |             47 |         5.22 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                           |                9 |             48 |         5.33 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                           |                7 |             48 |         6.86 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                6 |             48 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                            | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               15 |             49 |         3.27 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             52 |         7.43 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             52 |         7.43 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             52 |         7.43 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/E[0]                                                                                                                                      | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               13 |             53 |         4.08 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/sequential_bursts.burst_sequential/rs_req/E[0]                                                                                                                                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               11 |             53 |         4.82 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |                7 |             56 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/conservative_gen.rs_burst/re_0                                                                                                                                                         | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                8 |             62 |         7.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/conservative_gen.fifo_req_gen[0].fifo_req/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/we                                                                                                 |                                                                                                                                                                                           |                8 |             62 |         7.75 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/ap_block_pp0_stage2_subdone_grp0_done_reg                                                                                                                                                               |                                                                                                                                                                                           |               16 |             63 |         3.94 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/fifo_wreq/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/we                                                                                                                                           |                                                                                                                                                                                           |                9 |             63 |         7.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/fifo_wreq/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/re                                                                                                                                           | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                9 |             63 |         7.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/ap_block_pp0_stage4_subdone_grp0_done_reg                                                                            |                                                                                                                                                                                           |               16 |             63 |         3.94 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/E[0]                                                                                                                 |                                                                                                                                                                                           |               16 |             63 |         3.94 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/E[0]                                                                                                                 |                                                                                                                                                                                           |               16 |             63 |         3.94 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                               | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                             |               32 |             64 |         2.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/E[0]                                                                                                                                                                                             |                                                                                                                                                                                           |               20 |             64 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/fifo_rreq/fifo_depth_gt1_gen.fifo_srl_gen.U_ffo_srl/re                                                                                                                                             | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |                9 |             64 |         7.11 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/load_p1                                                                                                                                   |                                                                                                                                                                                           |               20 |             64 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Using_New_CacheInterface_for_AXI.write_data_done_reg |                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/we                                                                                                                                                                                                      |                                                                                                                                                                                           |                9 |             64 |         7.11 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                            | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               20 |             64 |         3.20 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                    | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                 |               21 |             64 |         3.05 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                   |               25 |             64 |         2.56 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/store_unit_0/fifo_wreq/if_read13_out                                                                                                                                                                          | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               15 |             64 |         4.27 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                               | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               24 |             64 |         2.67 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/sequential_bursts.burst_sequential/rs_req/load_p1                                                                                                                                     |                                                                                                                                                                                           |               20 |             65 |         3.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/E[0]                                                                                                                                                                      |                                                                                                                                                                                           |               18 |             65 |         3.61 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/bus_wide_gen.rreq_offset/if_read15_out                                                                                                                                                             | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               19 |             65 |         3.42 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1128]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                           |               15 |             66 |         4.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1128]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                           |               13 |             66 |         5.08 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/rs_req/load_p1                                                                                                                                                                         |                                                                                                                                                                                           |               20 |             66 |         3.30 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                           |               13 |             66 |         5.08 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_throttl/conservative_gen.rs_burst/state_reg[0]_0[0]                                                                                                                                            |                                                                                                                                                                                           |               14 |             66 |         4.71 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                      |                                                                                                                                                                                           |               13 |             66 |         5.08 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/E[0]                                                                                                                                             | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               19 |             71 |         3.74 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/sequential_bursts.burst_sequential/E[0]                                                                                                                                               | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               18 |             71 |         3.94 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                               |                                                                                                                                                                                           |               10 |             76 |         7.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/sequential_bursts.burst_sequential/rs_req/p_16_in                                                                                                                                     | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               18 |             77 |         4.28 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/p_16_in                                                                                                                                   | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               19 |             77 |         4.05 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | system_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                  |                                                                                                                                                                                           |               23 |             79 |         3.43 |
|  system_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                         |                                                                                                                                                                                           |               31 |             87 |         2.81 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |               20 |             88 |         4.40 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/ce3                                                                                                                  |                                                                                                                                                                                           |               22 |             94 |         4.27 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/next_req                                                                                                                                  | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               32 |            104 |         3.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/bus_read/rreq_burst_conv/sequential_bursts.burst_sequential/rs_req/next_req                                                                                                                                    | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               30 |            112 |         3.73 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/ap_block_pp0_stage6_subdone_grp0_done_reg                                                                            |                                                                                                                                                                                           |               32 |            126 |         3.94 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/ap_CS_fsm_state1                                                                                                                                                                                                               |                                                                                                                                                                                           |               28 |            126 |         4.50 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                                                        |                                                                                                                                                                                           |               16 |            128 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                           |               16 |            128 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_exp_12_3_s_fu_598/ap_ce_reg                                                                                                                                                                                                |                                                                                                                                                                                           |               24 |            150 |         6.25 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                    | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |               71 |            175 |         2.46 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/ecg_cnn_0/U0/OUTPUT_r_m_axi_U/bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/SR[0]                                                                       |               92 |            239 |         2.60 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]_0                                                                                                                                                   |                                                                                                                                                                                           |               32 |            256 |         8.00 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |              139 |            298 |         2.14 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                   | system_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                  |              142 |            361 |         2.54 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   |                                                                                                                                                                                           |               89 |            452 |         5.08 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        | system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu2_fu_452/ap_CS_fsm_pp0_stage0                                                                                                                                                                                   |                                                                                                                                                                                           |              275 |           1782 |         6.48 |
|  system_bd_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                                                         |                                                                                                                                                                                           |              744 |           1854 |         2.49 |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


