#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 10 09:36:17 2022
# Process ID: 3701
# Current directory: /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur
# Command line: vivado
# Log file: /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado.log
# Journal file: /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6197.062 ; gain = 110.914 ; free physical = 60385 ; free virtual = 71359
update_compile_order -fileset sources_1
set_property top Test_Bench_Register [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Bench_Register [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Bench_Register' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Bench_Register_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/Bench_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bench_Register
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6268b67f41b74a34b6bbffac371fbc58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Bench_Register_behav xil_defaultlib.Test_Bench_Register -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Bench_Register [bench_register_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench_register
Built simulation snapshot Test_Bench_Register_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim/xsim.dir/Test_Bench_Register_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 10 10:20:36 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6367.172 ; gain = 0.000 ; free physical = 58049 ; free virtual = 70426
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Bench_Register_behav -key {Behavioral:sim_1:Functional:Test_Bench_Register} -tclbatch {Test_Bench_Register.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Bench_Register.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Bench_Register_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 6445.797 ; gain = 78.625 ; free physical = 57968 ; free virtual = 70378
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sim_1/new/Test_MicroProcesseur.vhd w ]
add_files -fileset sim_1 /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sim_1/new/Test_MicroProcesseur.vhd
update_compile_order -fileset sim_1
set_property top Test_Memoire_donnee [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top MicroProcesseur [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Memoire_donnee' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_Memoire_donnee_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6268b67f41b74a34b6bbffac371fbc58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Memoire_donnee_behav xil_defaultlib.Test_Memoire_donnee -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Memoire_donnee_behav -key {Behavioral:sim_1:Functional:Test_Memoire_donnee} -tclbatch {Test_Memoire_donnee.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Memoire_donnee.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Memoire_donnee_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Test_MicroProcesseur [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MicroProcesseur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_MicroProcesseur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/EX_Mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EX_Mem
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/LI_DI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LI_DI
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/Memoire_instruction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instruction
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/MicroProcesseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProcesseur
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sim_1/new/Test_MicroProcesseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_MicroProcesseur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6268b67f41b74a34b6bbffac371fbc58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_MicroProcesseur_behav xil_defaultlib.Test_MicroProcesseur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 8 elements ; formal ad_w expects 4 [/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/MicroProcesseur.vhd:193]
ERROR: [VRFC 10-665] expression has 8 elements ; formal ad_a expects 4 [/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/MicroProcesseur.vhd:197]
ERROR: [VRFC 10-665] expression has 8 elements ; formal ad_b expects 4 [/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/MicroProcesseur.vhd:198]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_microprocesseur in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue May 10 11:00:17 2022] Launched synth_1...
Run output will be captured here: /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue May 10 11:02:34 2022] Launched synth_1...
Run output will be captured here: /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 7010.828 ; gain = 300.570 ; free physical = 57483 ; free virtual = 70152
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MicroProcesseur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_MicroProcesseur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/MicroProcesseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MicroProcesseur
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6268b67f41b74a34b6bbffac371fbc58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_MicroProcesseur_behav xil_defaultlib.Test_MicroProcesseur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instruction [memoire_instruction_default]
Compiling architecture behavioral of entity xil_defaultlib.LI_DI [li_di_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_Mem [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Bench_Register [bench_register_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProcesseur [microprocesseur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_microprocesseur
Built simulation snapshot Test_MicroProcesseur_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim/xsim.dir/Test_MicroProcesseur_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 10 11:04:37 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_MicroProcesseur_behav -key {Behavioral:sim_1:Functional:Test_MicroProcesseur} -tclbatch {Test_MicroProcesseur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_MicroProcesseur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_MicroProcesseur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7389.812 ; gain = 31.637 ; free physical = 57032 ; free virtual = 69741
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MicroProcesseur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_MicroProcesseur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/Memoire_instruction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instruction
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6268b67f41b74a34b6bbffac371fbc58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_MicroProcesseur_behav xil_defaultlib.Test_MicroProcesseur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 32 [/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/Memoire_instruction.vhd:48]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_microprocesseur in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_sim simulation_2
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MicroProcesseur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_MicroProcesseur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sources_1/new/Memoire_instruction.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memoire_instruction
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6268b67f41b74a34b6bbffac371fbc58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_MicroProcesseur_behav xil_defaultlib.Test_MicroProcesseur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instruction [memoire_instruction_default]
Compiling architecture behavioral of entity xil_defaultlib.LI_DI [li_di_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_Mem [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Bench_Register [bench_register_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProcesseur [microprocesseur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_microprocesseur
Built simulation snapshot Test_MicroProcesseur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_MicroProcesseur_behav -key {Behavioral:sim_1:Functional:Test_MicroProcesseur} -tclbatch {Test_MicroProcesseur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_MicroProcesseur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_MicroProcesseur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_MicroProcesseur' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Test_MicroProcesseur_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.srcs/sim_1/new/Test_MicroProcesseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_MicroProcesseur
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 6268b67f41b74a34b6bbffac371fbc58 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_MicroProcesseur_behav xil_defaultlib.Test_MicroProcesseur -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Memoire_instruction [memoire_instruction_default]
Compiling architecture behavioral of entity xil_defaultlib.LI_DI [li_di_default]
Compiling architecture behavioral of entity xil_defaultlib.EX_Mem [ex_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Bench_Register [bench_register_default]
Compiling architecture behavioral of entity xil_defaultlib.MicroProcesseur [microprocesseur_default]
Compiling architecture behavioral of entity xil_defaultlib.test_microprocesseur
Built simulation snapshot Test_MicroProcesseur_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_MicroProcesseur_behav -key {Behavioral:sim_1:Functional:Test_MicroProcesseur} -tclbatch {Test_MicroProcesseur.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_MicroProcesseur.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_MicroProcesseur_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue May 10 11:40:43 2022] Launched synth_1...
Run output will be captured here: /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/MicroProcesseur.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 3 (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Common 17-39] 'open_run' failed due to earlier errors.
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See /home/sedira/Insa-prog/projet_sys/ArchiMat/MicroProcesseur/vivado_pid3701.debug)
INFO: [Common 17-14] Message 'Vivado 12-106' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
