# do rv32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:45 on Jun 17,2024
# vlog -work work top.vo 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:33:47 on Jun 17,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:33:47 on Jun 17,2024
# vlog -work work Waveform.vwf.vt 
# -- Compiling module top_vlg_vec_tst
# 
# Top level modules:
# 	top_vlg_vec_tst
# End time: 15:33:47 on Jun 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.top_vlg_vec_tst 
# Start time: 15:33:47 on Jun 17,2024
# Loading work.top_vlg_vec_tst
# Loading work.top
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_ram_block
# Loading cycloneiv_ver.cycloneiv_ram_register
# Loading cycloneiv_ver.cycloneiv_ram_pulse_generator
# Loading cycloneiv_ver.cycloneiv_mac_mult
# Loading cycloneiv_ver.cycloneiv_mac_data_reg
# Loading cycloneiv_ver.cycloneiv_mac_sign_reg
# Loading cycloneiv_ver.cycloneiv_mac_mult_internal
# Loading cycloneiv_ver.cycloneiv_mac_out
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 30072 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# ** Note: $finish    : Waveform.vwf.vt(85)
#    Time: 1 us  Iteration: 0  Instance: /top_vlg_vec_tst
# End time: 15:33:58 on Jun 17,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 1
