Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Feb 12 14:28:06 2026
| Host         : DESKTOP-FAVD00F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_btn_timing_summary_routed.rpt -pb top_btn_timing_summary_routed.pb -rpx top_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : top_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_button_debounce/u1_D_FF/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_button_debounce/u2_D_FF/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_button_debounce/u_clock_80Hz/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.314        0.000                      0                   22        0.246        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.314        0.000                      0                   22        0.246        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.704ns (19.252%)  route 2.953ns (80.748%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     5.160    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.532     7.148    u_button_debounce/u_clock_80Hz/r_counter[20]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124     7.272 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          1.421     8.693    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.817 r  u_button_debounce/u_clock_80Hz/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.817    u_button_debounce/u_clock_80Hz/r_counter_0[4]
    SLICE_X3Y44          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.860    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y44          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.032    15.131    u_button_debounce/u_clock_80Hz/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.704ns (19.628%)  route 2.883ns (80.372%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     5.160    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.532     7.148    u_button_debounce/u_clock_80Hz/r_counter[20]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124     7.272 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          1.351     8.623    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.747 r  u_button_debounce/u_clock_80Hz/o_clk_i_1/O
                         net (fo=1, routed)           0.000     8.747    u_button_debounce/u_clock_80Hz/o_clk_i_1_n_0
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.860    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/o_clk_reg/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)        0.029    15.128    u_button_debounce/u_clock_80Hz/o_clk_reg
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.704ns (19.634%)  route 2.882ns (80.366%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     5.160    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.532     7.148    u_button_debounce/u_clock_80Hz/r_counter[20]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124     7.272 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          1.350     8.622    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124     8.746 r  u_button_debounce/u_clock_80Hz/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.746    u_button_debounce/u_clock_80Hz/r_counter_0[9]
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.860    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y46          FDCE (Setup_fdce_C_D)        0.031    15.130    u_button_debounce/u_clock_80Hz/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.704ns (20.394%)  route 2.748ns (79.606%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     5.160    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.532     7.148    u_button_debounce/u_clock_80Hz/r_counter[20]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124     7.272 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          1.216     8.488    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.612    u_button_debounce/u_clock_80Hz/r_counter_0[20]
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520    14.861    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                         clock pessimism              0.299    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X3Y48          FDCE (Setup_fdce_C_D)        0.031    15.156    u_button_debounce/u_clock_80Hz/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.612    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.867ns (54.831%)  route 1.538ns (45.169%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.638     5.159    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/u_clock_80Hz/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.744     6.360    u_button_debounce/u_clock_80Hz/r_counter[5]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  u_button_debounce/u_clock_80Hz/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    u_button_debounce/u_clock_80Hz/r_counter_reg[8]_i_2_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  u_button_debounce/u_clock_80Hz/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    u_button_debounce/u_clock_80Hz/r_counter_reg[12]_i_2_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  u_button_debounce/u_clock_80Hz/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.231    u_button_debounce/u_clock_80Hz/r_counter_reg[16]_i_2_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.470 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]_i_7/O[2]
                         net (fo=1, routed)           0.794     8.263    u_button_debounce/u_clock_80Hz/data0[19]
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.301     8.564 r  u_button_debounce/u_clock_80Hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     8.564    u_button_debounce/u_clock_80Hz/r_counter_0[19]
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520    14.861    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[19]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y48          FDCE (Setup_fdce_C_D)        0.029    15.129    u_button_debounce/u_clock_80Hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.590ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.704ns (20.842%)  route 2.674ns (79.158%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     5.160    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.532     7.148    u_button_debounce/u_clock_80Hz/r_counter[20]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124     7.272 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          1.142     8.414    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.538 r  u_button_debounce/u_clock_80Hz/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.538    u_button_debounce/u_clock_80Hz/r_counter_0[1]
    SLICE_X3Y44          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.860    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y44          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.029    15.128    u_button_debounce/u_clock_80Hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.590    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.704ns (20.860%)  route 2.671ns (79.140%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     5.160    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.532     7.148    u_button_debounce/u_clock_80Hz/r_counter[20]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124     7.272 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          1.139     8.411    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.535 r  u_button_debounce/u_clock_80Hz/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.535    u_button_debounce/u_clock_80Hz/r_counter_0[2]
    SLICE_X3Y44          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.519    14.860    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y44          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.031    15.130    u_button_debounce/u_clock_80Hz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.704ns (21.347%)  route 2.594ns (78.653%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     5.160    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.532     7.148    u_button_debounce/u_clock_80Hz/r_counter[20]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124     7.272 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          1.062     8.334    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     8.458 r  u_button_debounce/u_clock_80Hz/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.458    u_button_debounce/u_clock_80Hz/r_counter_0[16]
    SLICE_X3Y47          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520    14.861    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y47          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[16]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y47          FDCE (Setup_fdce_C_D)        0.032    15.132    u_button_debounce/u_clock_80Hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.704ns (21.379%)  route 2.589ns (78.621%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.639     5.160    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.532     7.148    u_button_debounce/u_clock_80Hz/r_counter[20]
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124     7.272 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          1.057     8.329    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     8.453 r  u_button_debounce/u_clock_80Hz/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.453    u_button_debounce/u_clock_80Hz/r_counter_0[15]
    SLICE_X3Y47          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520    14.861    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y47          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[15]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y47          FDCE (Setup_fdce_C_D)        0.031    15.131    u_button_debounce/u_clock_80Hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 1.841ns (56.285%)  route 1.430ns (43.715%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.638     5.159    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  u_button_debounce/u_clock_80Hz/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.744     6.360    u_button_debounce/u_clock_80Hz/r_counter[5]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  u_button_debounce/u_clock_80Hz/r_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    u_button_debounce/u_clock_80Hz/r_counter_reg[8]_i_2_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  u_button_debounce/u_clock_80Hz/r_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    u_button_debounce/u_clock_80Hz/r_counter_reg[12]_i_2_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  u_button_debounce/u_clock_80Hz/r_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.231    u_button_debounce/u_clock_80Hz/r_counter_reg[16]_i_2_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.450 r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]_i_7/O[0]
                         net (fo=1, routed)           0.685     8.135    u_button_debounce/u_clock_80Hz/data0[17]
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.295     8.430 r  u_button_debounce/u_clock_80Hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.430    u_button_debounce/u_clock_80Hz/r_counter_0[17]
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.520    14.861    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[17]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y48          FDCE (Setup_fdce_C_D)        0.029    15.129    u_button_debounce/u_clock_80Hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  6.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  u_button_debounce/u_clock_80Hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.787    u_button_debounce/u_clock_80Hz/r_counter[0]
    SLICE_X3Y45          LUT1 (Prop_lut1_I0_O)        0.042     1.829 r  u_button_debounce/u_clock_80Hz/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    u_button_debounce/u_clock_80Hz/r_counter_0[0]
    SLICE_X3Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.993    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.105     1.583    u_button_debounce/u_clock_80Hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/o_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_button_debounce/u_clock_80Hz/o_clk_reg/Q
                         net (fo=3, routed)           0.168     1.787    u_button_debounce/u_clock_80Hz/o_clk
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  u_button_debounce/u_clock_80Hz/o_clk_i_1/O
                         net (fo=1, routed)           0.000     1.832    u_button_debounce/u_clock_80Hz/o_clk_i_1_n_0
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.993    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/o_clk_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y46          FDCE (Hold_fdce_C_D)         0.091     1.569    u_button_debounce/u_clock_80Hz/o_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.231ns (53.397%)  route 0.202ns (46.603%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_button_debounce/u_clock_80Hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.115     1.734    u_button_debounce/u_clock_80Hz/r_counter[9]
    SLICE_X1Y45          LUT4 (Prop_lut4_I3_O)        0.045     1.779 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_5/O
                         net (fo=21, routed)          0.086     1.866    u_button_debounce/u_clock_80Hz/r_counter[20]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.911 r  u_button_debounce/u_clock_80Hz/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.911    u_button_debounce/u_clock_80Hz/r_counter_0[8]
    SLICE_X1Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.993    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[8]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.092     1.586    u_button_debounce/u_clock_80Hz/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.231ns (53.273%)  route 0.203ns (46.727%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_button_debounce/u_clock_80Hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.115     1.734    u_button_debounce/u_clock_80Hz/r_counter[9]
    SLICE_X1Y45          LUT4 (Prop_lut4_I3_O)        0.045     1.779 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_5/O
                         net (fo=21, routed)          0.087     1.867    u_button_debounce/u_clock_80Hz/r_counter[20]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  u_button_debounce/u_clock_80Hz/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.912    u_button_debounce/u_clock_80Hz/r_counter_0[7]
    SLICE_X1Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.993    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[7]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.091     1.585    u_button_debounce/u_clock_80Hz/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.231ns (48.413%)  route 0.246ns (51.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.479    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y47          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/u_clock_80Hz/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.738    u_button_debounce/u_clock_80Hz/r_counter[15]
    SLICE_X3Y48          LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_4/O
                         net (fo=21, routed)          0.128     1.911    u_button_debounce/u_clock_80Hz/r_counter[20]_i_4_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I2_O)        0.045     1.956 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.956    u_button_debounce/u_clock_80Hz/r_counter_0[20]
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     1.994    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[20]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X3Y48          FDCE (Hold_fdce_C_D)         0.092     1.587    u_button_debounce/u_clock_80Hz/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.231ns (47.222%)  route 0.258ns (52.778%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.479    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y47          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  u_button_debounce/u_clock_80Hz/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.118     1.738    u_button_debounce/u_clock_80Hz/r_counter[14]
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.045     1.783 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_3/O
                         net (fo=21, routed)          0.140     1.923    u_button_debounce/u_clock_80Hz/r_counter[20]_i_3_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.045     1.968 r  u_button_debounce/u_clock_80Hz/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.968    u_button_debounce/u_clock_80Hz/r_counter_0[12]
    SLICE_X3Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.993    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[12]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.092     1.586    u_button_debounce/u_clock_80Hz/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.231ns (47.221%)  route 0.258ns (52.779%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.596     1.479    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y47          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  u_button_debounce/u_clock_80Hz/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.738    u_button_debounce/u_clock_80Hz/r_counter[15]
    SLICE_X3Y48          LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_4/O
                         net (fo=21, routed)          0.140     1.923    u_button_debounce/u_clock_80Hz/r_counter[20]_i_4_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  u_button_debounce/u_clock_80Hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.968    u_button_debounce/u_clock_80Hz/r_counter_0[19]
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     1.994    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X1Y48          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[19]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y48          FDCE (Hold_fdce_C_D)         0.091     1.586    u_button_debounce/u_clock_80Hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.367%)  route 0.278ns (54.633%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y44          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_button_debounce/u_clock_80Hz/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.737    u_button_debounce/u_clock_80Hz/r_counter[3]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.045     1.782 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_6/O
                         net (fo=21, routed)          0.160     1.942    u_button_debounce/u_clock_80Hz/r_counter[20]_i_6_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.045     1.987 r  u_button_debounce/u_clock_80Hz/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.987    u_button_debounce/u_clock_80Hz/r_counter_0[6]
    SLICE_X3Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.993    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[6]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.092     1.586    u_button_debounce/u_clock_80Hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.231ns (43.875%)  route 0.295ns (56.125%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y44          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  u_button_debounce/u_clock_80Hz/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.149     1.768    u_button_debounce/u_clock_80Hz/r_counter[1]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          0.146     1.960    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.045     2.005 r  u_button_debounce/u_clock_80Hz/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.005    u_button_debounce/u_clock_80Hz/r_counter_0[5]
    SLICE_X3Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.993    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y45          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.092     1.586    u_button_debounce/u_clock_80Hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 u_button_debounce/u_clock_80Hz/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_button_debounce/u_clock_80Hz/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.231ns (39.800%)  route 0.349ns (60.200%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.595     1.478    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y44          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  u_button_debounce/u_clock_80Hz/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.149     1.768    u_button_debounce/u_clock_80Hz/r_counter[1]
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  u_button_debounce/u_clock_80Hz/r_counter[20]_i_2/O
                         net (fo=21, routed)          0.200     2.014    u_button_debounce/u_clock_80Hz/r_counter[20]_i_2_n_0
    SLICE_X3Y46          LUT6 (Prop_lut6_I0_O)        0.045     2.059 r  u_button_debounce/u_clock_80Hz/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.059    u_button_debounce/u_clock_80Hz/r_counter_0[11]
    SLICE_X3Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     1.993    u_button_debounce/u_clock_80Hz/CLK
    SLICE_X3Y46          FDCE                                         r  u_button_debounce/u_clock_80Hz/r_counter_reg[11]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.092     1.586    u_button_debounce/u_clock_80Hz/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.472    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y46    u_button_debounce/u_clock_80Hz/o_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y45    u_button_debounce/u_clock_80Hz/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y47    u_button_debounce/u_clock_80Hz/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y47    u_button_debounce/u_clock_80Hz/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y47    u_button_debounce/u_clock_80Hz/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y47    u_button_debounce/u_clock_80Hz/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/u_clock_80Hz/o_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/u_clock_80Hz/o_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    u_button_debounce/u_clock_80Hz/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    u_button_debounce/u_clock_80Hz/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/u_clock_80Hz/o_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    u_button_debounce/u_clock_80Hz/o_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    u_button_debounce/u_clock_80Hz/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    u_button_debounce/u_clock_80Hz/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46    u_button_debounce/u_clock_80Hz/r_counter_reg[12]/C



