Processing: -cd equiv common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter_error/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter_error/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter_error/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter_error/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter_error/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter_error/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter_error/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter_error/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter_error/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add_error/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add_error/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add_error/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add_error/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add_error/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add_error/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add_error/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add_error/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add_error/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_struct top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_struct synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_struct/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_struct/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_struct/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_struct/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_struct/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_struct/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_struct/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_struct/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_struct/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_struct logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_struct testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple_fsm synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple_fsm/synth_top.v:115:6: Unknown port "ARST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple_fsm/synth_top.v:116:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple_fsm/synth_top.v:117:6: Unknown port "CTRL_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple_fsm/synth_top.v:118:6: Unknown port "CTRL_OUT".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple_fsm logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove_error/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove_error/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove_error/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove_error/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove_error/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove_error/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove_error/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove_error/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove_error/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_fsm_error/synth_top.v:115:6: Unknown port "ARST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_fsm_error/synth_top.v:116:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_fsm_error/synth_top.v:117:6: Unknown port "CTRL_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_fsm_error/synth_top.v:118:6: Unknown port "CTRL_OUT".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_mark top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_mark synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_mark/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_mark/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_mark/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_mark/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_mark/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_mark/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_mark/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_mark/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_mark/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_mark logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_mark testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_add/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_add testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_fsm/synth_top.v:115:6: Unknown port "ARST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_fsm/synth_top.v:116:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_fsm/synth_top.v:117:6: Unknown port "CTRL_IN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_fsm/synth_top.v:118:6: Unknown port "CTRL_OUT".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_induct top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_induct synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_induct/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_induct/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_induct/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_induct/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_induct/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_induct/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_induct/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_induct/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_induct/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_induct logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_induct testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_simple/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_simple testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_miter/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_miter testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_remove/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_remove testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt_error/map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_purge top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_purge synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_purge/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_purge/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_purge/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_purge/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_purge/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_purge/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_purge/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_purge/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_purge/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_purge logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_purge testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_error/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_error/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_error/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_error/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_error/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_error/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_error/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_error/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_make_error/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_make_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_opt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_opt/map.map:1: Syntax error: mismatched input 'module' expecting <EOF>.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status_error synth_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth_top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status_error/synth_top.v:16:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status_error/synth_top.v:17:6: Unknown port "Y".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status_error/synth_top.v:20:6: Unknown port "tiehi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status_error/synth_top.v:23:6: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status_error/synth_top.v:24:6: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status_error/synth_top.v:25:6: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status_error/synth_top.v:26:6: Unknown port "QN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status_error/synth_top.v:27:6: Unknown port "RN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/equiv/equiv_status_error/synth_top.v:28:6: Unknown port "SN".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status_error logic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l logic.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd equiv/equiv_status_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/opt_rmdff_sat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:52:29: Unknown port "dout0_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:53:29: Unknown port "dout0_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:54:29: Unknown port "dout0_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:56:29: Unknown port "dout1_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:57:29: Unknown port "dout1_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:58:29: Unknown port "dout1_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:65:14: Unknown port "ctrl_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:66:14: Unknown port "ctrl_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:67:14: Unknown port "ctrl_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:69:14: Unknown port "din0_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:70:14: Unknown port "din0_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:71:14: Unknown port "din0_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:73:14: Unknown port "din1_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:74:14: Unknown port "din1_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/opt_rmdff_sat/top.v:75:14: Unknown port "din1_data".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 15
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/opt_rmdff_sat bc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/opt_rmdff_sat demux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l demux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/opt_rmdff_sat mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/torder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_cd_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/tee top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/pmuxtree top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/stat_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/miter_assert_assume top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/miter_assert_assume/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/miter_assert_assume/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/miter_assert_assume/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/miter_assert_assume/top.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/assertpmux_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/miter_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/write_file top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_stack top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/bugpoint top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/bugpoint top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setattr_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chtype top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/sim top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scc_feedback top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/show top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/debug top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scc_hier_feedback top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval_error top_err_3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval_error top_err_2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/eval_error/top_err_1.v:20:28: Unknown port "y".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/ltp top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_abcloop top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/cover_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/check_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/sat_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/trace top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/rename top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell_error gold.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l gold.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell_error simlib.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l simlib.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/script top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/wbflip top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/add_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/show_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/show_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/plugin_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/splitnets_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/splitnets_logic/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/splitnets_logic/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/splitnets_logic/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/splitnets_logic/top.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chformal_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/eval top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/trace_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/assertpmux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_ls top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scc_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/insbuf top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/insbuf testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/fmcombine_assert_assume top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/fmcombine_assert_assume/top.v:58:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/fmcombine_assert_assume/top.v:58:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/fmcombine_assert_assume/top.v:65:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/fmcombine_assert_assume/top.v:65:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/pmux2shiftx_2 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/miter_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/miter_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/add top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_autotb top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/delete_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/help top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chformal_ff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/plugin top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/splice_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/mutate_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/fmcombine top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/mutate top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chparam_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/onehot top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc9_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/sim_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/bugpoint_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/bugpoint_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/design_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/stat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/rmports top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chformal top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/chformal/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/chformal/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/chformal/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/chformal/top.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/design top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/connwrappers top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/tcl top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/mutate_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/echo top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/tee_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/qwp top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/scatter top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/splice top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/edgetypes top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/write_file_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setattr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/history top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chformal_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/chformal_error/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/chformal_error/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/misc/chformal_error/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/misc/chformal_error/top.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/blackbox_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/splitnets top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setundef_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/chparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setundef top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/pmux2shiftx_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/connect_error top_2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/connect_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/connect top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/hilomap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/abc_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/check top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/check top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/rename_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/cutpoint top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/fmcombine_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/fmcombine_error top_err_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_err_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell gold.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l gold.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/test_cell simlib.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l simlib.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/blackbox top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/supercover top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/freduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/pmux2shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/select_cd top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/delete top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/sat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/cover top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/muxpack top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd misc/setattr_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/chparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger_ff testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/aig.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/aig.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/aig.map".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/aig.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/aig.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/aig.map".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/top2.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/top2.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/top2.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/top2.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/aig.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/aig.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_aiger/aig.map".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff_np testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_attributes top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_attributes testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_eblif testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_real_value_shift_concat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_real_value_shift_concat top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_real_value_shift_concat testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_unique_priority top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_unique_priority testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_comparison top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_comparison testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_ff_edge top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_ff_edge testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_arith testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_enum_typedef top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_enum_typedef/top.v:117: Syntax error: extraneous input 'endmodule' expecting <EOF>,
endmodule
^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_enum_typedef/top.v:117:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_enum_typedef testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_verilog_assert/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_verilog_assert/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_verilog_assert/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/read_verilog_assert/top.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_assert testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_assert top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_for_while top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_for_while testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defines_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defines_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_and_or top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_and_or testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_generate top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_generate testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff_n testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defines top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defines testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_supply top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_supply/top.v:90:12: Syntax error: mismatched input ')' expecting ',',
buf (supply1) g1 (y, a);
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_supply/top.v:90:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_supply/top.v:91:12: Syntax error: mismatched input ')' expecting ',',
buf (supply0) g2 (y, b);
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_supply/top.v:91:12:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_supply testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_div_mod top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_div_mod testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_pmux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_pmux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_always_ff_latch top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_always_ff_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_casez top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_casez testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_interface_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_interface_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_tech testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff_pp testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_automatic_task top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_automatic_task testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_string top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_string top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_string testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_specify_specparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_specify_specparam testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger_s2c testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_assert_assume_restrict top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_assert_assume_restrict top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_assert_assume_restrict/top2.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_assert_assume_restrict/top2.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_assert_assume_restrict/top2.v:37:11: Syntax error: extraneous input 'eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_assert_assume_restrict/top2.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_assert_assume_restrict testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_dpi top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_dpi testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_aiger_mult testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_logic top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_param_defparam top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_param_defparam testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_ff_pn testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_package top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_package/top.v:18: Syntax error: mismatched input '{' expecting <EOF>,
{* AAA *}
^-- ${SURELOG_DIR}/third_party/tests/YosysTests/frontends/verilog_lexer_package/top.v:18:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_lexer_package testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_ilang_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_task_func top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_task_func testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_latch_n testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_json_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_liberty_diff_inv testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_blif_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/read_verilog_logic top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd frontends/verilog_defaults testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_concat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_concat testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_div_mod top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_div_mod testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_div_mod top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_spice_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top.v:37:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top.v:74:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top.v:74:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top.v:81:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top.v:81:11:.
[  FATAL] : 0
[ SYNTAX] : 4
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top2.v:31:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top2.v:31:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top2.v:38:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger_error/top2.v:38:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_error top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_init_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_init_assert testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_init_assert top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_shift top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_shift testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_shift top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shift top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shift testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shift top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif_error top3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif_error top4.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top4.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_pmux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_pmux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_intersynth top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_intersynth testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_btor/top.v:32:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_btor/top.v:32:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_btor/top.v:39:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_btor/top.v:39:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_pow top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_pow testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_blif_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_blif_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_blif_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_paramod top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_paramod testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_tri top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_tri testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_cmos4 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_cmos4 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_spice top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_spice testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shift top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shift testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shift top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_mux top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_mux testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_error top3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_mul top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_mul testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_error top3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_logic top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_json_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_json_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_json top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_json testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_edif testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shift_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_shift_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_mem top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_init_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_smt2_init_assert/top.v:32:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_smt2_init_assert/top.v:32:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_smt2_init_assert/top.v:39:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_smt2_init_assert/top.v:39:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_init_assert testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_init_assert top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger_fsm top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_latch top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_wide top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_wide testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_logic top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_blif top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_blif testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_fsm top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_nobv top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_nobv testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_shift_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_verilog_shift_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_sub top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_firrtl_sub testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_intersynth_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_intersynth_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_intersynth_error/top2.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_intersynth_error/top2.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_intersynth_error/top2.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_intersynth_error/top2.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_simplec testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger/top.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top.v:37:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top.v:74:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top.v:74:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top.v:81:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top.v:81:11:.
[  FATAL] : 0
[ SYNTAX] : 4
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top2.v:31:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top2.v:31:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top2.v:38:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_aiger_error/top2.v:38:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_aiger_error top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_init_assert top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_btor_init_assert/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_btor_init_assert/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_btor_init_assert/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_btor_init_assert/top.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_init_assert testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_init_assert top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_table top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_table testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_shiftx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_shiftx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smt2_shiftx top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_error top3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_error top2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_ilang_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_and_or top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_btor_and_or testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger/top.v:30:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assume(s_eventually too);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger/top.v:30:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger/top.v:37:11: Syntax error: extraneous input 's_eventually' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    assert(s_eventually ASSERT);
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/backends/write_xaiger/top.v:37:11:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_xaiger top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd backends/write_smv_error top1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/ice40_wrapcarry top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/ice40_wrapcarry testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_fulladder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_fulladder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_achronix_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_achronix_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_efinix top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_efinix testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_wide_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_wide_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_gowin_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_gowin_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples cmacc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l cmacc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples squarediffmult.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l squarediffmult.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_rf_rst.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_rf_rst.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples asym_ram_tdp_write_first.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asym_ram_tdp_write_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_tdp_rf_rf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_tdp_rf_rf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_rf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_rf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples dynamic_shift_registers_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dynamic_shift_registers_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples black_box_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l black_box_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_pipeline.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_pipeline.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_tdp_ram_rf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_tdp_ram_rf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples xilinx_ultraram_single_port_write_first.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l xilinx_ultraram_single_port_write_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples xilinx_ultraram_single_port_read_first.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l xilinx_ultraram_single_port_read_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples presubmult.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l presubmult.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples tristates_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tristates_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples shift_registers_0.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shift_registers_0.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples dynpreaddmultadd.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dynpreaddmultadd.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples mult_unsigned.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mult_unsigned.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples sfir_shifter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sfir_shifter.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples asym_ram_sdp_read_wider.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asym_ram_sdp_read_wider.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples ram_simple_dual_one_clock.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ram_simple_dual_one_clock.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_dist.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_dist.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples macc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples top_mux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_mux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples asym_ram_tdp_read_first.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asym_ram_tdp_read_first.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples registers_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l registers_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_tdp_ram_nc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_tdp_ram_nc.v.log
[ERR:UH0703] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/xilinx_ug901_synthesis_examples/bytewrite_tdp_ram_nc.v:38:36: Internal Error(19) : adding wrong object type (GenVar) in a stmt group!.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples shift_registers_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l shift_registers_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples xilinx_ultraram_single_port_no_change.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l xilinx_ultraram_single_port_no_change.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_nc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_nc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples ram_simple_dual_two_clocks.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ram_simple_dual_two_clocks.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples fsm_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l fsm_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_tdp_ram_wf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_tdp_ram_wf.v.log
[ERR:UH0703] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/xilinx_ug901_synthesis_examples/bytewrite_tdp_ram_wf.v:37:36: Internal Error(19) : adding wrong object type (GenVar) in a stmt group!.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples asym_ram_sdp_write_wider.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l asym_ram_sdp_write_wider.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_tdp_ram_readfirst2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_tdp_ram_readfirst2.v.log
[ERR:UH0703] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/xilinx_ug901_synthesis_examples/bytewrite_tdp_ram_readfirst2.v:33:36: Internal Error(19) : adding wrong object type (GenVar) in a stmt group!.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples tristates_2.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tristates_2.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples latches.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l latches.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_rom.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_rom.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_init_file.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_init_file.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples bytewrite_ram_1b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bytewrite_ram_1b.v.log
[ERR:UH0703] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/xilinx_ug901_synthesis_examples/bytewrite_ram_1b.v:32:17: Internal Error(26) : adding wrong object type (GenVar) in a stmt group!.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples cmult.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l cmult.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_rom_1.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_rom_1.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples rams_sp_wf.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rams_sp_wf.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_ug901_synthesis_examples squarediffmacc.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l squarediffmacc.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_wide_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_wide_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_a10gx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_a10gx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_gowin top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_gowin testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cyclone10 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cyclone10 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_dffs_r top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4_dffs_r testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_easic_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_easic_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_dsp mul_16_16_keepABP_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_16_16_keepABP_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_dsp mul_32_32_keepB_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_32_32_keepB_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_sf2 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_sf2 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_efinix_fulladder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_efinix_fulladder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/ice40_wrapcarry_adders top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/ice40_wrapcarry_adders testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:29:6: Unknown port "MASK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:30:6: Unknown port "RADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:31:6: Unknown port "RCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:32:6: Unknown port "RCLKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:33:6: Unknown port "RDATA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:34:6: Unknown port "RE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:35:6: Unknown port "WADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:36:6: Unknown port "WCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:37:6: Unknown port "WCLKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:38:6: Unknown port "WDATA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:39:6: Unknown port "WE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:47:6: Unknown port "MASK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:48:6: Unknown port "RADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:49:6: Unknown port "RCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:50:6: Unknown port "RCLKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:51:6: Unknown port "RDATA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:52:6: Unknown port "RE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:53:6: Unknown port "WADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:54:6: Unknown port "WCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:55:6: Unknown port "WCLKE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:56:6: Unknown port "WDATA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_ice40_mem/top.v:57:6: Unknown port "WE".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 22
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_sf2_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_sf2_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_easic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_easic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_greenpak4 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2_fulladder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2_fulladder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cycloneive top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cycloneive testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp mul_25s_18s_keepABP_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_25s_18s_keepABP_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp ug901a.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901a.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp mul_32_32_keepB_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l mul_32_32_keepB_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp ug901b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901b.v.log
[ERR:UH0703] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_dsp/ug901b.v:31:9: Internal Error(363) : adding wrong object type (GenVar) in a stmt group!.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_dsp macc_25s_18s__49bitaccum.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l macc_25s_18s__49bitaccum.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl multien_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multien_var_len.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_3_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_3_var_len.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17d.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17d.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl ug901a.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901a.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl sr_fixed_length_other_users_port.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sr_fixed_length_other_users_port.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:7:19: Syntax error: mismatched input 'int' expecting {Pound_Pound_delay, Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:7:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:10:18: Syntax error: mismatched input '[' expecting ''',
        assign int[w][0] = i[w];
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:10:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:10:31: Syntax error: mismatched input ';' expecting '=',
        assign int[w][0] = i[w];
                               ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:10:31:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:45: Syntax error: no viable alternative at input '#~@$_DFFE_PP_#~@r(.C(clk), .D(int[',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:45:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:30: Syntax error: no viable alternative at input '(.',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:30:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:36: Syntax error: extraneous input ')' expecting ',',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:36:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:39: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:41: Syntax error: mismatched input '(' expecting {',', ')'},
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:57: Syntax error: no viable alternative at input '(1'b1',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:57:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:70: Syntax error: mismatched input '[' expecting ''',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                                                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_port.v:12:70:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17a.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17a.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_3.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_3.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:6:19: Syntax error: mismatched input 'int' expecting {Pound_Pound_delay, Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:6:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:9:18: Syntax error: mismatched input '[' expecting ''',
        assign int[w][0] = i[w];
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:9:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:9:31: Syntax error: mismatched input ';' expecting '=',
        assign int[w][0] = i[w];
                               ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:9:31:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:45: Syntax error: no viable alternative at input '#~@$_DFF_PP0_#~@r(.C(clk), .D(int[',
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:45:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:30: Syntax error: no viable alternative at input '(.',
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:30:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:36: Syntax error: extraneous input ')' expecting ',',
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:36:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:39: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:41: Syntax error: mismatched input '(' expecting {',', ')'},
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:58: Syntax error: extraneous input ')' expecting ',',
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                                          ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:58:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:61: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset_var_len.v:11:61:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl neg_clk_no_enable_with_init_with_inferred_N_width.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l neg_clk_no_enable_with_init_with_inferred_N_width.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:6:20: Syntax error: no viable alternative at input 'reg [depth-1:0] int',
    reg [depth-1:0] int [width-1:0];
                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:6:20:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:11:23: Syntax error: no viable alternative at input 'int[',
            initial int[w][d] <= ~((d+w) % 2);
                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:11:23:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:14:37: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk) int[w] <= i[w];
                                     ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:14:37:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:15:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:15:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:17:8: Syntax error: rule if_generate_construct failed predicate: _input->LA(1) != ELSE?,
        else begin
        ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:17:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:18:37: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk) int[w] <= { int[w][depth-2:0], i[w] };
                                     ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:18:37:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:19:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w][depth-1];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_N_width.v:19:29:.
[  FATAL] : 0
[ SYNTAX] : 7
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test21b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test21b.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:3:20: Syntax error: mismatched input 'int' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    reg [depth-1:0] int;
                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:3:20:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:7:19: Syntax error: no viable alternative at input 'int[',
        initial int[d] <= ~(d % 2);
                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:7:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:7:19: Syntax error: extraneous input '[' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
        initial int[d] <= ~(d % 2);
                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:7:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:7:21: Syntax error: mismatched input ']' expecting ';',
        initial int[d] <= ~(d % 2);
                     ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:7:21:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:10:41: Syntax error: no viable alternative at input 'int <=',
        always @(negedge clk) if (e) int <= ~^i[width-1:0];
                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:10:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:11:22: Syntax error: no viable alternative at input 'int;',
        assign q = int;
                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:11:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:13:4: Syntax error: rule if_generate_construct failed predicate: _input->LA(1) != ELSE?,
    else begin
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:13:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:14:41: Syntax error: no viable alternative at input 'int <=',
        always @(negedge clk) if (e) int <= { int[depth-2:0], ~^i[width-1:0] };
                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:14:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:14:41: Syntax error: mismatched input '<=' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
        always @(negedge clk) if (e) int <= { int[depth-2:0], ~^i[width-1:0] };
                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:14:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:14:49: Syntax error: extraneous input '[' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
        always @(negedge clk) if (e) int <= { int[depth-2:0], ~^i[width-1:0] };
                                                 ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21b.v:14:49:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl pos_clk_no_enable_no_init_not_inferred_with_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pos_clk_no_enable_no_init_not_inferred_with_reset.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:6:19: Syntax error: mismatched input 'int' expecting {Pound_Pound_delay, Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:6:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:9:18: Syntax error: mismatched input '[' expecting ''',
        assign int[w][0] = i[w];
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:9:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:9:31: Syntax error: mismatched input ';' expecting '=',
        assign int[w][0] = i[w];
                               ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:9:31:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:45: Syntax error: no viable alternative at input '#~@$_DFF_PP0_#~@r(.C(clk), .D(int[',
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:45:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:30: Syntax error: no viable alternative at input '(.',
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:30:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:36: Syntax error: extraneous input ')' expecting ',',
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:36:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:39: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:41: Syntax error: mismatched input '(' expecting {',', ')'},
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:58: Syntax error: extraneous input ')' expecting ',',
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                                          ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:58:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:61: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
            #~@$_DFF_PP0_#~@r(.C(clk), .D(int[w][d]), .R(r), .Q(int[w][d+1]));
                                                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_with_reset.v:11:61:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17c.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17c.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl multien.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multien.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl sr_var_length_other_users_port.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sr_var_length_other_users_port.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:7:20: Syntax error: no viable alternative at input 'reg [depth-1:0] int',
    reg [depth-1:0] int [width-1:0];
                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:7:20:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:12:23: Syntax error: no viable alternative at input 'int[',
            initial int[w][d] <= ~((d+w) % 2);
                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:12:23:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:15:44: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk) if (e) int[w] <= i[w];
                                            ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:15:44:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:16:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:16:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:18:8: Syntax error: rule if_generate_construct failed predicate: _input->LA(1) != ELSE?,
        else begin
        ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:18:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:19:44: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk) if (e) int[w] <= {{ int[w][depth-2:0], i[w] }};
                                            ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:19:44:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:20:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w][l];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:20:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:23:22: Syntax error: no viable alternative at input 'int[',
    assign state = int[0];
                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_port.v:23:22:.
[  FATAL] : 0
[ SYNTAX] : 8
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:6:20: Syntax error: no viable alternative at input 'reg [depth-1:0] int',
    reg [depth-1:0] int [width-1:0];
                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:6:20:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:11:23: Syntax error: no viable alternative at input 'int[',
            initial int[w][d] <= ~((d+w) % 2);
                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:11:23:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:14:57: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk or posedge r) if (r) int[w] <= 1'b0; else int[w] <= a[w];
                                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:14:57:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:14:70: Syntax error: extraneous input 'else' expecting {';', 'default', 'extern', 'interface', 'virtual', 'class', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'rand', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', 'modport', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'begin', 'end', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
            always @(negedge clk or posedge r) if (r) int[w] <= 1'b0; else int[w] <= a[w];
                                                                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:14:70:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:15:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:15:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:17:8: Syntax error: extraneous input 'else' expecting {';', 'default', 'extern', 'interface', 'virtual', 'class', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'rand', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', 'modport', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'begin', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'endgenerate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
        else begin
        ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:17:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:18:57: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk or posedge r) if (r) int[w] <= {width{1'b0}}; else int[w] <= {{ int[w][depth-2:0], i[w] }};
                                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:18:57:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:18:79: Syntax error: extraneous input 'else' expecting {';', 'default', 'extern', 'interface', 'virtual', 'class', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'rand', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', 'modport', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'begin', 'end', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
            always @(negedge clk or posedge r) if (r) int[w] <= {width{1'b0}}; else int[w] <= {{ int[w][depth-2:0], i[w] }};
                                                                               ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:18:79:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:19:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w][l];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:19:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:21:4: Syntax error: extraneous input 'end' expecting {';', 'default', 'extern', 'interface', 'virtual', 'class', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'rand', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', 'modport', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'begin', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'endgenerate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
    end
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset_var_len.v:21:4:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl pos_clk_no_enable_no_init_not_inferred_N_width.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pos_clk_no_enable_no_init_not_inferred_N_width.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:6:19: Syntax error: mismatched input 'int' expecting {Pound_Pound_delay, Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:6:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:9:18: Syntax error: mismatched input '[' expecting ''',
        assign int[w][0] = i[w];
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:9:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:9:31: Syntax error: mismatched input ';' expecting '=',
        assign int[w][0] = i[w];
                               ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:9:31:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:45: Syntax error: no viable alternative at input '#~@$_DFFE_PP_#~@r(.C(clk), .D(int[',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b0), .Q(int[w][d+1]));
                                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:45:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:30: Syntax error: no viable alternative at input '(.',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b0), .Q(int[w][d+1]));
                              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:30:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:36: Syntax error: extraneous input ')' expecting ',',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b0), .Q(int[w][d+1]));
                                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:36:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:39: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b0), .Q(int[w][d+1]));
                                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:41: Syntax error: mismatched input '(' expecting {',', ')'},
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b0), .Q(int[w][d+1]));
                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:57: Syntax error: no viable alternative at input '(1'b0',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b0), .Q(int[w][d+1]));
                                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:57:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:70: Syntax error: mismatched input '[' expecting ''',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b0), .Q(int[w][d+1]));
                                                                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/pos_clk_no_enable_no_init_not_inferred_N_width.v:11:70:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl sr_var_length_other_users_xor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sr_var_length_other_users_xor.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:7:20: Syntax error: no viable alternative at input 'reg [depth-1:0] int',
    reg [depth-1:0] int [width-1:0];
                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:7:20:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:12:23: Syntax error: no viable alternative at input 'int[',
            initial int[w][d] <= ~((d+w) % 2);
                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:12:23:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:15:44: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk) if (e) int[w] <= i[w];
                                            ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:15:44:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:16:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:16:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:18:8: Syntax error: rule if_generate_construct failed predicate: _input->LA(1) != ELSE?,
        else begin
        ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:18:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:19:44: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk) if (e) int[w] <= {{ int[w][depth-2:0], i[w] }};
                                            ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:19:44:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:20:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w][l];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:20:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:23:30: Syntax error: no viable alternative at input '{^int[',
    assign state = {depth{^int[0]}};
                              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_var_length_other_users_xor.v:23:30:.
[  FATAL] : 0
[ SYNTAX] : 8
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_3_fdre.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_3_fdre.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:4:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:4:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:4:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:4:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:4:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:5:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:5:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:5:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:5:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:6:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:6:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:6:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:6:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_3_fdre.v:6:66: Unknown port "Q".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 14
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_7_fdre_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_7_fdre_reset.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:4:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:4:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:4:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:4:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:4:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:5:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:5:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:5:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:5:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:5:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:6:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:6:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:6:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:6:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:6:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:7:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:7:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:7:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:7:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:7:67: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:8:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:8:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:8:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:8:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:8:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:9:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:9:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:9:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:9:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:9:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:10:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:10:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:10:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:10:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_reset.v:10:66: Unknown port "Q".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 35
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl ug901b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901b.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17b.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17b.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl neg_clk_no_enable_with_init_with_inferred_with_reset.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l neg_clk_no_enable_with_init_with_inferred_with_reset.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:6:20: Syntax error: no viable alternative at input 'reg [depth-1:0] int',
    reg [depth-1:0] int [width-1:0];
                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:6:20:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:11:23: Syntax error: no viable alternative at input 'int[',
            initial int[w][d] <= ~((d+w) % 2);
                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:11:23:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:14:57: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk or posedge r) if (r) int[w] <= 1'b0; else int[w] <= i[w];
                                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:14:57:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:14:70: Syntax error: extraneous input 'else' expecting {';', 'default', 'extern', 'interface', 'virtual', 'class', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'rand', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', 'modport', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'begin', 'end', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
            always @(negedge clk or posedge r) if (r) int[w] <= 1'b0; else int[w] <= i[w];
                                                                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:14:70:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:15:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:15:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:17:8: Syntax error: extraneous input 'else' expecting {';', 'default', 'extern', 'interface', 'virtual', 'class', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'rand', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', 'modport', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'begin', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'endgenerate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
        else begin
        ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:17:8:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:18:57: Syntax error: no viable alternative at input 'int[',
            always @(negedge clk or posedge r) if (r) int[w] <= {width{1'b0}}; else int[w] <= { int[w][depth-2:0], i[w] };
                                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:18:57:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:18:79: Syntax error: extraneous input 'else' expecting {';', 'default', 'extern', 'interface', 'virtual', 'class', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'rand', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', 'modport', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'begin', 'end', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
            always @(negedge clk or posedge r) if (r) int[w] <= {width{1'b0}}; else int[w] <= { int[w][depth-2:0], i[w] };
                                                                               ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:18:79:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:19:29: Syntax error: no viable alternative at input 'int[',
            assign q[w] = int[w][depth-1];
                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:19:29:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:21:4: Syntax error: extraneous input 'end' expecting {';', 'default', 'extern', 'interface', 'virtual', 'class', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'rand', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', 'modport', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'begin', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'endgenerate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
    end
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/neg_clk_no_enable_with_init_with_inferred_with_reset.v:21:4:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl rotate_7_fdre_param.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rotate_7_fdre_param.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:5:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:5:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:5:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:5:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:5:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:6:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:6:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:6:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:6:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:6:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:7:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:7:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:7:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:7:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:7:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:8:45: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:8:54: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:8:65: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:8:75: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:8:86: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:9:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:9:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:9:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:9:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:9:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:10:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:10:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:10:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:10:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:10:66: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:11:26: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:11:35: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:11:46: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:11:56: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/rotate_7_fdre_param.v:11:66: Unknown port "Q".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 35
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl ug901c.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l ug901c.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test17e.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test17e.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl multiclock_var_len.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multiclock_var_len.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl sr_fixed_length_other_users_xor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sr_fixed_length_other_users_xor.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:7:19: Syntax error: mismatched input 'int' expecting {Pound_Pound_delay, Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int [width-1:0];
                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:7:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:10:18: Syntax error: mismatched input '[' expecting ''',
        assign int[w][0] = i[w];
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:10:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:10:31: Syntax error: mismatched input ';' expecting '=',
        assign int[w][0] = i[w];
                               ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:10:31:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:45: Syntax error: no viable alternative at input '#~@$_DFFE_PP_#~@r(.C(clk), .D(int[',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:45:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:30: Syntax error: no viable alternative at input '(.',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:30:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:36: Syntax error: extraneous input ')' expecting ',',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:36:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:39: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:41: Syntax error: mismatched input '(' expecting {',', ')'},
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:41:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:57: Syntax error: no viable alternative at input '(1'b1',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:57:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:70: Syntax error: mismatched input '[' expecting ''',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[w][d]), .E(1'b1), .Q(int[w][d+1]));
                                                                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/sr_fixed_length_other_users_xor.v:12:70:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl multiclock.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l multiclock.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test21a.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test21a.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:4:19: Syntax error: mismatched input 'int' expecting {Pound_Pound_delay, Pound_delay, '#', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    wire [depth:0] int;
                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:4:19:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:4:22: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at ';',
    wire [depth:0] int;
                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:4:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:5:14: Syntax error: mismatched input '[' expecting ''',
    assign int[0] = ^i[width-1:0];
              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:5:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:5:16: Syntax error: mismatched input ']' expecting ':',
    assign int[0] = ^i[width-1:0];
                ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:5:16:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:5:18: Syntax error: extraneous input '=' expecting {'[', 'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
    assign int[0] = ^i[width-1:0];
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:5:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:45: Syntax error: no viable alternative at input '#~@$_DFFE_PP_#~@r(.C(clk), .D(int[',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[d]), .E(1'b1), .Q(int[d+1]));
                                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:45:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:30: Syntax error: no viable alternative at input '(.',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[d]), .E(1'b1), .Q(int[d+1]));
                              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:30:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:36: Syntax error: extraneous input ')' expecting ',',
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[d]), .E(1'b1), .Q(int[d+1]));
                                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:36:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:39: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[d]), .E(1'b1), .Q(int[d+1]));
                                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:39:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:41: Syntax error: mismatched input '(' expecting {',', ')'},
            #~@$_DFFE_PP_#~@r(.C(clk), .D(int[d]), .E(1'b1), .Q(int[d+1]));
                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test21a.v:8:41:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_srl test20.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l test20.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:4:20: Syntax error: no viable alternative at input 'reg [width-1:0] int',
    reg [width-1:0] int [depth-1:0];
                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:4:20:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:9:23: Syntax error: no viable alternative at input 'int[',
            initial int[d][w] <= ~((d+w) % 2);
                       ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:9:23:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:12:48: Syntax error: no viable alternative at input 'int[',
                always @(negedge clk) if (e) int[d][w] <= i[w];
                                                ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:12:48:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:14:12: Syntax error: rule if_generate_construct failed predicate: _input->LA(1) != ELSE?,
            else begin
            ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:14:12:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:15:48: Syntax error: no viable alternative at input 'int[',
                always @(negedge clk) if (e) int[d][w] <= int[d-1][w];
                                                ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:15:48:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:19:18: Syntax error: no viable alternative at input 'int[',
    assign z = int[depth-1];
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/architecture/synth_xilinx_srl/test20.v:19:18:.
[  FATAL] : 0
[ SYNTAX] : 6
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cycloneiv top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cycloneiv testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_coolrunner2 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5_wide_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5_wide_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_gowin_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_gowin_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ecp5_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cyclonev top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_intel_cyclonev testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_srl top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/xilinx_srl testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_achronix top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_achronix testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_anlogic_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_xilinx_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_fulladder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40_fulladder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd architecture/synth_ice40 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_backends top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_header top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_quiet top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_write_des_to_file top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_frontends top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_no_footer top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_regexp top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_help_for_command top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_tcl_script top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_no_banner top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_enable_tracing top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_regexp_w top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_synth top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_abort top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_script top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_regexp_e top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_detailed_timing top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_command_list top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_time top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_dependencies top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_exec_command top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_log_file top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_globally_en_log_mes top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_version top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_macro top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_randomize_alloc_point_addr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_headers top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_help top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd yosys/yosys_log_file_lb_mode top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd bigsim/picorv32/sim testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:180:4: Unknown port "mem_axi_awvalid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:181:4: Unknown port "mem_axi_awready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:182:4: Unknown port "mem_axi_awaddr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:183:4: Unknown port "mem_axi_awprot".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:184:4: Unknown port "mem_axi_wvalid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:185:4: Unknown port "mem_axi_wready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:186:4: Unknown port "mem_axi_wdata".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:187:4: Unknown port "mem_axi_wstrb".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:188:4: Unknown port "mem_axi_bvalid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:189:4: Unknown port "mem_axi_bready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:190:4: Unknown port "mem_axi_arvalid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:191:4: Unknown port "mem_axi_arready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:192:4: Unknown port "mem_axi_araddr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:193:4: Unknown port "mem_axi_arprot".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:194:4: Unknown port "mem_axi_rvalid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:195:4: Unknown port "mem_axi_rready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:196:4: Unknown port "mem_axi_rdata".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/sim/testbench.v:197:4: Unknown port "irq".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 18
[WARNING] : 0
[   NOTE] : 0
Processing: -cd bigsim/picorv32/rtl picorv32.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l picorv32.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/rtl/picorv32.v:30:11: Unused macro argument "debug_command".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/picorv32/rtl/picorv32.v:42:11: Unused macro argument "assert_expr".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd bigsim/navre/sim sieve.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sieve.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:1:9: Syntax error: mismatched input ']' expecting ':',
pmem[   0] = 16'hc00c;
         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:1:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:1:11: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '=',
pmem[   0] = 16'hc00c;
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:1:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:2:9: Syntax error: mismatched input ']' expecting ':',
pmem[   1] = 16'hc01b;
         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:2:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:2:11: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '=',
pmem[   1] = 16'hc01b;
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:2:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:3:9: Syntax error: mismatched input ']' expecting ':',
pmem[   2] = 16'hc01a;
         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:3:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:3:11: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '=',
pmem[   2] = 16'hc01a;
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:3:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:4:9: Syntax error: mismatched input ']' expecting ':',
pmem[   3] = 16'hc019;
         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:4:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:4:11: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '=',
pmem[   3] = 16'hc019;
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:4:11:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:5:9: Syntax error: mismatched input ']' expecting ':',
pmem[   4] = 16'hc018;
         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:5:9:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:5:11: Syntax error: missing {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier} at '=',
pmem[   4] = 16'hc018;
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/bigsim/navre/sim/sieve.v:5:11:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd bigsim/navre/sim bench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l bench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd bigsim/navre/rtl softusb_navre.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l softusb_navre.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00931 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01093 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01023 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01023/top.v:12:6: Unknown port "A".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01023/top.v:13:6: Unknown port "B".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01023/top.v:14:6: Unknown port "Y".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00888 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:UH0703] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00888/top.v:13:12: Internal Error(16) : adding wrong object type (GenVar) in a stmt group!.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00085 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00085 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00085/top_fault.v:1:21: Syntax error: extraneous input ''sh0' expecting ';',
module a;assign a = 0'sh0;
                     ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00085/top_fault.v:1:21:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00085 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00091 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00091 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01014 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01259 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01223 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01220 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00289 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00289 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01161 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00283 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00283 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00342 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00342 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00642 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00642 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00708 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00835 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00083 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00083 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00083 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00865 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00018 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00018 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00981 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00639 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00639 top_new.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_new.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00826 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00527 sd_rrmux.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sd_rrmux.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00086 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00086 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00086/top_fault.v:3:11: Syntax error: extraneous input ''H0' expecting ';',
reg N=0.0/0'H0;
           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00086/top_fault.v:3:11:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00086 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00432 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00432 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00084 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00084 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00128 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00128 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00361 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00361 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00253 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00253 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00102 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00102 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00186 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00186 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00182 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00182 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01273 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00524 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00524/top.v:5: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
);
^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00524/top.v:5:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00111 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00111 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01284 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01284 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00781 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00781 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00867 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01033 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00093 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00093/top.v:1:34: Syntax error: mismatched input '+' expecting {Pound_Pound_delay, Pound_delay, '(', 'type', 'local', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
module top(b);inout b;reg c;assign+0-c=b;endmodule
                                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00093/top.v:1:34:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00093/top.v:1:40: Syntax error: mismatched input ';' expecting '=',
module top(b);inout b;reg c;assign+0-c=b;endmodule
                                        ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00093/top.v:1:40:.
[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00093 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00210 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00210 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00088 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00088 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00582 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:260:40: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:260:51: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:260:62: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:260:73: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:145:63: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:145:75: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:146:66: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:146:78: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:147:66: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:147:78: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:148:66: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:148:78: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:149:66: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:149:78: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:150:66: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:150:78: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:151:66: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:151:78: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:152:66: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:152:78: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:4:58: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:4:68: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:5:36: Unknown port "CI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:5:46: Unknown port "CO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:56:40: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:56:51: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:56:62: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:56:70: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:254:40: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:254:51: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:254:62: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:254:73: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:193:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:193:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:193:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:193:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:194:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:194:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:194:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:194:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:195:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:195:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:195:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:195:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:196:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:196:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:196:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:196:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:36:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:36:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:36:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:36:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:37:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:37:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:37:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:37:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:38:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:38:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:38:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:38:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:39:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:39:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:39:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:39:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:40:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:40:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:40:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:40:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:219:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:219:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:219:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:219:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:220:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:220:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:220:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:220:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:221:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:221:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:221:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:221:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:222:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:222:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:222:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:222:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:223:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:223:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:223:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:223:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:224:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:224:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:224:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:224:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:225:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:225:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:225:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:225:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:226:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:226:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:226:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:226:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:117:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:117:27: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:117:38: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:117:48: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:118:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:118:27: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:118:38: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:118:48: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:119:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:119:27: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:119:38: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:119:48: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:120:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:120:27: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:120:38: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:120:48: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:121:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:121:27: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:121:38: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:121:48: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:122:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:122:27: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:122:38: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:122:48: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:123:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:123:27: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:123:38: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:123:48: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:124:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:124:27: Unknown port "R".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:124:38: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:124:48: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:374:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:374:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:374:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:374:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:375:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:375:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:375:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:375:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:376:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:376:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:376:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:376:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:377:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:377:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:377:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:377:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:378:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:378:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:378:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:378:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:379:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:379:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:379:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:379:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:380:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:380:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:380:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:380:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:381:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:381:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:381:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:381:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:382:17: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:382:26: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:382:34: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:382:44: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:499:41: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:499:59: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:499:77: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:499:95: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:499:113: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:500:41: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:500:59: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:500:77: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:500:95: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:500:113: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:514:15: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00582/top.v:514:122: Unknown port "O".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 180
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00582 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00457 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00457 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00862 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00982 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00306 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00306 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00961 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01132 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00635 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00635/top.v:10: Syntax error: extraneous input '<EOF>' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', Escaped_identifier, Simple_identifier, '`pragma', SURELOG_MACRO_NOT_DEFINED},
.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00635 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00065 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00065 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00623 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00134 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00134 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00391 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00391 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00391 top_clean.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_clean.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00089 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00089/top.v:6:13: Syntax error: extraneous input ''' expecting ';',
      A <= '0';
             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00089/top.v:6:13:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00089 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00349 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00349 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00317 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00317 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01128 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00955 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01329 dff.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l dff.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01329/dff.v:37:10: Unknown port "data_i".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01329/dff.v:38:10: Unknown port "data_o".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00329 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00954 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01070 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01047 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01216 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00287 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00287 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00081 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00081 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00081/top_fault.v:18:17: Syntax error: mismatched input ''' expecting ';',
    assign y0 = 1'b_ >= (-1 * -1.17);
                 ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00081/top_fault.v:18:17:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00081 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00656 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00737 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00737/top.v:13:10: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00737/top.v:14:10: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00737/top.v:15:10: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00737/top.v:16:10: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00737/top.v:17:10: Unknown port "O".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9807:3: Unknown port "D_ACK_I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9808:3: Unknown port "D_DAT_I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9809:3: Unknown port "D_ERR_I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9810:3: Unknown port "D_RTY_I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9811:3: Unknown port "I_ACK_I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9812:3: Unknown port "I_DAT_I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9813:3: Unknown port "I_ERR_I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9814:3: Unknown port "I_RTY_I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9815:3: Unknown port "clk_i".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9816:3: Unknown port "interrupt".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9817:3: Unknown port "rst_i".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9818:3: Unknown port "D_ADR_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9819:3: Unknown port "D_BTE_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9820:3: Unknown port "D_CTI_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9821:3: Unknown port "D_CYC_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9822:3: Unknown port "D_DAT_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9823:3: Unknown port "D_SEL_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9824:3: Unknown port "D_STB_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9825:3: Unknown port "D_WE_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9826:3: Unknown port "I_ADR_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9827:3: Unknown port "I_BTE_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9828:3: Unknown port "I_CTI_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9829:3: Unknown port "I_CYC_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9830:3: Unknown port "I_DAT_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9831:3: Unknown port "I_SEL_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9832:3: Unknown port "I_STB_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9833:3: Unknown port "I_WE_O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9923:3: Unknown port "CLKFBIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9924:3: Unknown port "CLKIN1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9925:3: Unknown port "CLKFBOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9926:3: Unknown port "CLKOUT0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9927:3: Unknown port "CLKOUT1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9928:3: Unknown port "CLKOUT2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9929:3: Unknown port "CLKOUT3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9930:3: Unknown port "CLKOUT4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9931:3: Unknown port "CLKOUT5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9932:3: Unknown port "LOCKED".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9937:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9938:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9943:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9944:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9949:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9950:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9955:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9956:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9961:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9962:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9967:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9968:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9973:3: Unknown port "REFCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9974:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9980:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9981:3: Unknown port "CLR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9982:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9983:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9988:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9989:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9993:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9994:3: Unknown port "DIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9995:3: Unknown port "READ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9996:3: Unknown port "SHIFT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:9997:3: Unknown port "DOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10023:3: Unknown port "CONVST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10024:3: Unknown port "CONVSTCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10025:3: Unknown port "DADDR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10026:3: Unknown port "DCLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10027:3: Unknown port "DEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10028:3: Unknown port "DI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10029:3: Unknown port "DWE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10030:3: Unknown port "RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10031:3: Unknown port "VAUXN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10032:3: Unknown port "VAUXP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10033:3: Unknown port "VN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10034:3: Unknown port "VP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10035:3: Unknown port "ALM".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10036:3: Unknown port "BUSY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10037:3: Unknown port "CHANNEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10038:3: Unknown port "DO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10039:3: Unknown port "DRDY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10040:3: Unknown port "EOC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10041:3: Unknown port "EOS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10042:3: Unknown port "OT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10047:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10048:3: Unknown port "GSR".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10049:3: Unknown port "GTS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10050:3: Unknown port "KEYCLEARB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10051:3: Unknown port "PACK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10052:3: Unknown port "USRCCLKO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10053:3: Unknown port "USRCCLKTS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10054:3: Unknown port "USRDONEO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10055:3: Unknown port "USRDONETS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10065:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10066:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10067:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10068:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10069:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10070:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10071:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10072:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10073:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10074:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10075:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10076:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10077:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10081:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10082:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10083:3: Unknown port "OB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10093:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10094:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10095:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10096:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10097:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10098:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10099:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10100:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10101:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10102:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10103:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10104:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10105:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10115:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10116:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10117:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10118:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10119:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10120:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10121:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10122:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10123:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10124:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10125:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10126:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10127:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10137:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10138:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10139:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10140:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10141:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10142:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10143:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10144:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10145:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10146:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10147:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10148:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10149:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10159:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10160:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10161:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10162:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10163:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10164:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10165:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10166:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10167:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10168:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10169:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10170:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10171:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10181:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10182:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10183:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10184:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10185:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10186:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10187:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10188:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10189:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10190:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10191:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10192:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10193:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10203:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10204:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10205:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10206:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10207:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10208:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10209:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10210:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10211:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10212:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10213:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10214:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10215:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10225:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10226:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10227:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10228:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10229:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10230:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10231:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10232:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10233:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10234:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10235:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10236:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10237:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10247:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10248:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10249:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10250:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10251:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10252:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10253:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10254:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10255:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10256:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10257:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10258:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10259:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10269:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10270:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10271:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10272:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10273:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10274:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10275:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10276:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10277:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10278:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10279:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10280:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10281:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10291:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10292:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10293:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10294:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10295:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10296:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10297:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10298:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10299:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10300:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10301:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10302:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10303:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10313:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10314:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10315:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10316:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10317:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10318:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10319:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10320:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10321:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10322:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10323:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10324:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10325:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10335:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10336:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10337:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10338:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10339:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10340:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10341:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10342:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10343:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10344:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10345:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10346:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10347:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10357:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10358:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10359:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10360:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10361:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10362:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10363:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10364:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10365:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10366:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10367:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10368:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10369:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10379:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10380:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10381:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10382:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10383:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10384:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10385:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10386:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10387:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10388:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10389:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10390:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10391:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10401:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10402:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10403:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10404:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10405:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10406:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10407:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10408:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10409:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10410:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10411:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10412:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10413:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10423:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10424:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10425:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10426:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10427:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10428:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10429:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10430:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10431:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10432:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10433:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10434:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10435:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10445:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10446:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10447:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10448:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10449:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10450:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10451:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10452:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10453:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10454:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10455:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10456:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10457:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10467:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10468:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10469:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10470:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10471:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10472:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10473:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10474:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10475:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10476:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10477:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10478:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10479:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10489:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10490:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10491:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10492:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10493:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10494:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10495:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10496:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10497:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10498:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10499:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10500:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10501:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10511:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10512:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10513:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10514:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10515:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10516:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10517:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10518:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10519:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10520:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10521:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10522:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10523:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10533:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10534:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10535:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10536:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10537:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10538:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10539:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10540:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10541:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10542:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10543:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10544:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10545:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10555:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10556:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10557:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10558:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10559:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10560:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10561:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10562:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10563:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10564:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10565:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10566:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10567:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10577:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10578:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10579:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10580:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10581:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10582:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10583:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10584:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10585:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10586:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10587:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10588:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10589:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10599:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10600:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10601:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10602:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10603:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10604:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10605:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10606:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10607:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10608:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10609:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10610:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10611:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10621:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10622:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10623:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10624:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10625:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10626:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10627:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10628:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10629:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10630:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10631:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10632:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10633:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10643:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10644:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10645:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10646:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10647:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10648:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10649:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10650:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10651:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10652:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10653:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10654:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10655:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10656:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10657:3: Unknown port "OFB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10658:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10659:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10663:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10664:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10665:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10666:3: Unknown port "OB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10676:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10677:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10678:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10679:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10680:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10681:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10682:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10683:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10684:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10685:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10686:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10687:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10688:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10698:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10699:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10700:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10701:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10702:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10703:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10704:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10705:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10706:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10707:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10708:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10709:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10710:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10711:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10712:3: Unknown port "OFB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10713:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10714:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10718:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10719:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10720:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10721:3: Unknown port "OB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10731:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10732:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10733:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10734:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10735:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10736:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10737:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10738:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10739:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10740:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10741:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10742:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10743:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10744:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10745:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10746:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10757:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10758:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10759:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10760:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10761:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10762:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10763:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10764:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10765:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10766:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10767:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10768:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10769:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10770:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10771:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10784:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10785:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10786:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10787:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10788:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10789:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10790:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10794:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10795:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10796:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10797:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10807:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10808:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10809:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10810:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10811:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10812:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10813:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10814:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10815:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10816:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10817:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10818:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10819:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10820:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10821:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10822:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10833:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10834:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10835:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10836:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10837:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10838:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10839:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10840:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10841:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10842:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10843:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10844:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10845:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10846:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10847:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10860:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10861:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10862:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10863:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10864:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10865:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10866:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10870:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10871:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10872:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10873:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10883:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10884:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10885:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10886:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10887:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10888:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10889:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10890:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10891:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10892:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10893:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10894:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10895:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10896:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10897:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10898:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10909:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10910:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10911:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10912:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10913:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10914:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10915:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10916:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10917:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10918:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10919:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10920:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10921:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10922:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10923:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10936:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10937:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10938:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10939:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10940:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10941:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10942:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10946:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10947:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10948:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10949:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10959:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10960:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10961:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10962:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10963:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10964:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10965:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10966:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10967:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10968:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10969:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10970:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10971:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10972:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10973:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10974:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10985:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10986:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10987:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10988:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10989:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10990:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10991:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10992:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10993:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10994:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10995:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10996:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10997:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10998:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:10999:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11012:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11013:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11014:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11015:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11016:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11017:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11018:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11022:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11023:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11024:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11025:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11035:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11036:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11037:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11038:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11039:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11040:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11041:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11042:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11043:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11044:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11045:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11046:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11047:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11048:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11049:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11050:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11061:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11062:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11063:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11064:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11065:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11066:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11067:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11068:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11069:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11070:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11071:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11072:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11073:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11074:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11075:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11088:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11089:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11090:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11091:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11092:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11093:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11094:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11098:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11099:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11100:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11101:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11111:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11112:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11113:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11114:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11115:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11116:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11117:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11118:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11119:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11120:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11121:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11122:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11123:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11124:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11125:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11126:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11137:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11138:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11139:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11140:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11141:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11142:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11143:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11144:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11145:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11146:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11147:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11148:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11149:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11150:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11151:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11164:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11165:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11166:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11167:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11168:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11169:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11170:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11174:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11175:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11176:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11177:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11187:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11188:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11189:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11190:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11191:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11192:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11193:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11194:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11195:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11196:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11197:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11198:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11199:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11200:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11201:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11202:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11213:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11214:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11215:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11216:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11217:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11218:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11219:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11220:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11221:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11222:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11223:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11224:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11225:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11226:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11227:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11240:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11241:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11242:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11243:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11244:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11245:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11246:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11250:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11251:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11252:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11253:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11263:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11264:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11265:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11266:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11267:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11268:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11269:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11270:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11271:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11272:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11273:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11274:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11275:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11276:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11277:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11278:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11289:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11290:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11291:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11292:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11293:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11294:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11295:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11296:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11297:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11298:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11299:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11300:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11301:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11302:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11303:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11316:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11317:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11318:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11319:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11320:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11321:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11322:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11326:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11327:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11328:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11329:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11339:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11340:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11341:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11342:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11343:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11344:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11345:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11346:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11347:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11348:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11349:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11350:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11351:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11352:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11353:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11354:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11365:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11366:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11367:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11368:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11369:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11370:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11371:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11372:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11373:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11374:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11375:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11376:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11377:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11378:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11379:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11392:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11393:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11394:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11395:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11396:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11397:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11398:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11402:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11403:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11404:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11405:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11415:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11416:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11417:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11418:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11419:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11420:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11421:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11422:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11423:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11424:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11425:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11426:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11427:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11428:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11429:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11430:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11441:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11442:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11443:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11444:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11445:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11446:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11447:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11448:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11449:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11450:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11451:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11452:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11453:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11454:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11455:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11468:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11469:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11470:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11471:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11472:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11473:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11474:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11478:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11479:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11480:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11481:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11491:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11492:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11493:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11494:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11495:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11496:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11497:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11498:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11499:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11500:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11501:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11502:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11503:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11504:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11505:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11506:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11517:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11518:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11519:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11520:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11521:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11522:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11523:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11524:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11525:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11526:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11527:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11528:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11529:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11530:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11531:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11544:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11545:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11546:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11547:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11548:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11549:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11550:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11554:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11555:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11556:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11557:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11567:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11568:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11569:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11570:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11571:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11572:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11573:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11574:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11575:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11576:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11577:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11578:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11579:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11580:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11581:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11582:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11593:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11594:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11595:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11596:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11597:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11598:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11599:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11600:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11601:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11602:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11603:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11604:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11605:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11606:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11607:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11620:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11621:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11622:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11623:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11624:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11625:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11626:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11630:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11631:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11632:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11633:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11643:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11644:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11645:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11646:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11647:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11648:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11649:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11650:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11651:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11652:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11653:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11654:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11655:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11656:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11657:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11658:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11669:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11670:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11671:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11672:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11673:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11674:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11675:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11676:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11677:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11678:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11679:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11680:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11681:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11682:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11683:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11696:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11697:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11698:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11699:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11700:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11701:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11702:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11706:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11707:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11708:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11709:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11719:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11720:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11721:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11722:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11723:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11724:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11725:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11726:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11727:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11728:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11729:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11730:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11731:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11732:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11733:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11734:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11745:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11746:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11747:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11748:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11749:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11750:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11751:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11752:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11753:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11754:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11755:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11756:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11757:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11758:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11759:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11772:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11773:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11774:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11775:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11776:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11777:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11778:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11782:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11783:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11784:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11785:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11795:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11796:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11797:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11798:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11799:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11800:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11801:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11802:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11803:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11804:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11805:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11806:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11807:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11808:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11809:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11810:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11821:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11822:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11823:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11824:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11825:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11826:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11827:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11828:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11829:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11830:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11831:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11832:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11833:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11834:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11835:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11848:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11849:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11850:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11851:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11852:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11853:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11854:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11858:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11859:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11860:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11861:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11871:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11872:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11873:3: Unknown port "D1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11874:3: Unknown port "D2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11875:3: Unknown port "D3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11876:3: Unknown port "D4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11877:3: Unknown port "D5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11878:3: Unknown port "D6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11879:3: Unknown port "D7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11880:3: Unknown port "D8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11881:3: Unknown port "OCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11882:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11883:3: Unknown port "T1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11884:3: Unknown port "TCE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11885:3: Unknown port "OQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11886:3: Unknown port "TQ".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11897:3: Unknown port "BITSLIP".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11898:3: Unknown port "CE1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11899:3: Unknown port "CLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11900:3: Unknown port "CLKB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11901:3: Unknown port "CLKDIV".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11902:3: Unknown port "DDLY".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11903:3: Unknown port "RST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11904:3: Unknown port "Q1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11905:3: Unknown port "Q2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11906:3: Unknown port "Q3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11907:3: Unknown port "Q4".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11908:3: Unknown port "Q5".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11909:3: Unknown port "Q6".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11910:3: Unknown port "Q7".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11911:3: Unknown port "Q8".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11924:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11925:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11926:3: Unknown port "IDATAIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11927:3: Unknown port "INC".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11928:3: Unknown port "LD".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11929:3: Unknown port "LDPIPEEN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11930:3: Unknown port "DATAOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11934:3: Unknown port "I".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11935:3: Unknown port "T".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11936:3: Unknown port "IO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:11937:3: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12225:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12226:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12227:3: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12228:3: Unknown port "PRE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12229:3: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12235:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12236:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12237:3: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12238:3: Unknown port "PRE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12239:3: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12245:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12246:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12247:3: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12248:3: Unknown port "PRE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12249:3: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12255:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12256:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12257:3: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12258:3: Unknown port "PRE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12259:3: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12265:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12266:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12267:3: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12268:3: Unknown port "PRE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12269:3: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12275:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12276:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12277:3: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12278:3: Unknown port "PRE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12279:3: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12285:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12286:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12287:3: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12288:3: Unknown port "PRE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12289:3: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12295:3: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12296:3: Unknown port "CE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12297:3: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12298:3: Unknown port "PRE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/top.v:12299:3: Unknown port "Q".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1199
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/config_minimal lm32_config.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_config.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/config_lite lm32_config.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_config.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/config lm32_config.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_config.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/test lm32_config.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_config.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/test tb_lm32_system.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tb_lm32_system.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/tb_lm32_system.v:31: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/lm32_include.v".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/tb_lm32_system.v:291:23: Unknown macro "TRUE".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/tb_lm32_system.v:296:23: Unknown macro "TRUE".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/tb_lm32_system.v:291:22: Syntax error: no viable alternative at input 'module soc();\n\ninteger i;\n\nreg sys_rst;\nreg sys_clk;\nreg [31:0] interrupt;\n\nreg i_ack;\nwire [31:0] i_adr;\nwire i_cyc;\nwire [31:0] i_dat;\nwire i_stb;\n\nreg d_ack;\nwire [31:0] d_adr;\nwire d_cyc;\nwire [31:0] d_dat_i;\nwire [31:0] d_dat_o;\nwire [3:0] d_sel;\nwire d_stb;\n\nlm32_top lm32(\n\t.clk_i(sys_clk),\n\t.rst_i(sys_rst),\n\n\t.interrupt(interrupt),\n\n\t.I_ACK_I(i_ack),\n\t.I_ADR_O(i_adr),\n\t.I_BTE_O(),\n\t.I_CTI_O(),\n\t.I_CYC_O(i_cyc),\n\t.I_DAT_I(i_dat),\n\t.I_DAT_O(),\n\t.I_ERR_I(1'b0),\n\t.I_LOCK_O(),\n\t.I_RTY_I(1'b0),\n\t.I_SEL_O(),\n\t.I_STB_O(i_stb),\n\t.I_WE_O(),\n\n\t.D_ACK_I(d_ack),\n\t.D_ADR_O(d_adr),\n\t.D_BTE_O(),\n\t.D_CTI_O(),\n\t.D_CYC_O(d_cyc),\n\t.D_DAT_I(d_dat_i),\n\t.D_DAT_O(d_dat_o),\n\t.D_ERR_I(1'b0),\n\t.D_LOCK_O(),\n\t.D_RTY_I(1'b0),\n\t.D_SEL_O(d_sel),\n\t.D_STB_O(d_stb),\n\t.D_WE_O(d_we)\n);\n\n// clock\ninitial sys_clk = 1'b0;\nalways #5 sys_clk = ~sys_clk;\n\n// reset\ninitial begin\n\tsys_rst = 1'b1;\n\t#20\n\tsys_rst = 1'b0;\nend\n\n// memory\nreg [7:0] mem[0:65536];\ninitial begin\n\tfor(i=0;i<65536;i=i+1)\n\t\tmem[i] = 8'b0;\nend\n\nwire [31:0] dmem_dat_i;\nreg [31:0] dmem_dat_o;\nwire [13:0] dmem_adr;\nwire [3:0] dmem_we;\nalways @(posedge sys_clk) begin\n\tif(dmem_we[0]) mem[{dmem_adr, 2'b11}] <= dmem_dat_i[7:0];\n\tif(dmem_we[1]) mem[{dmem_adr, 2'b10}] <= dmem_dat_i[15:8];\n\tif(dmem_we[2]) mem[{dmem_adr, 2'b01}] <= dmem_dat_i[23:16];\n\tif(dmem_we[3]) mem[{dmem_adr, 2'b00}] <= dmem_dat_i[31:24];\n\tdmem_dat_o[7:0]   <= mem[{dmem_adr, 2'b11}];\n\tdmem_dat_o[15:8]  <= mem[{dmem_adr, 2'b10}];\n\tdmem_dat_o[23:16] <= mem[{dmem_adr, 2'b01}];\n\tdmem_dat_o[31:24] <= mem[{dmem_adr, 2'b00}];\nend\nreg [31:0] pmem_dat_o;\nwire [13:0] pmem_adr;\nalways @(posedge sys_clk) begin\n\tpmem_dat_o[7:0]   <= mem[{pmem_adr, 2'b11}];\n\tpmem_dat_o[15:8]  <= mem[{pmem_adr, 2'b10}];\n\tpmem_dat_o[23:16] <= mem[{pmem_adr, 2'b01}];\n\tpmem_dat_o[31:24] <= mem[{pmem_adr, 2'b00}];\nend\n\n// uart\nalways @(posedge sys_clk) begin\n\tif(d_cyc & d_stb & d_we & d_ack)\n\t\tif(d_adr == 32'hff000000)\n\t\t\t$write("%c", d_dat_o[7:0]);\nend\n\n// wishbone interface for instruction bus\nalways @(posedge sys_clk) begin\n\tif(sys_rst)\n\t\ti_ack <= 1'b0;\n\telse begin\n\t\ti_ack <= 1'b0;\n\t\tif(i_cyc & i_stb & ~i_ack)\n\t\t\ti_ack <= 1'b1;\n\tend\nend\n\nassign i_dat = pmem_dat_o;\nassign pmem_adr = i_adr[15:2];\n\ntask dump_processor_state;\nbegin\n\t$display("Processor state:");\n\t$display("  PSW=%08x", lm32.cpu.psw);\n\t$display("  IE=%08x IP=%08x IM=%08x",\n\t\tlm32.cpu.interrupt_unit.ie,\n\t\tlm32.cpu.interrupt_unit.ip,\n\t\tlm32.cpu.interrupt_unit.im\n\t);\n\tfor(i=0; i<32; i=i+1) begin\n\t\tif(i%4 == 0)\n\t\t\t$write("  ");\n\t\t$write("r%02d=%08x ", i, lm32.cpu.reg_0.mem[i]);\n\t\tif((i+1)%4 == 0)\n\t\t\t$write("\n");\n\tend\nend\nendtask\n\n// QEMU test core\nreg [15:0] testname_adr;\nreg [8*32:0] testname;\nreg testname_end;\nalways @(posedge sys_clk) begin\n\tif(d_cyc & d_stb & d_we & d_ack)\n\tbegin\n\t\tif(d_adr == 32'hffff0000)\n\t\t\t$finish;\n\t\telse if(d_adr == 32'hffff0004) begin\n\t\t\t// is there any better way to do this?\n\t\t\ttestname_end = 1'b0;\n\t\t\tfor(i=0; i<32; i=i+1) begin\n\t\t\t\ttestname = testname << 8;\n\t\t\t\tif(testname_end == 1'b0) begin\n\t\t\t\t\ttestname[7:0] = mem[testname_adr+i];\n\t\t\t\t\tif(mem[testname_adr+i] == 8'b0)\n\t\t\t\t\t\ttestname_end = 1'b1;\n\t\t\t\tend else\n\t\t\t\t\ttestname[7:0] = 8'b0;\n\t\t\tend\n\t\t\t$display("TC %-32s %s", testname, (|d_dat_o) ? "FAILED" : "OK");\n\t\t\tif(|d_dat_o)\n\t\t\t\tdump_processor_state();\n\t\tend\n\t\telse if(d_adr == 32'hffff0008)\n\t\t\ttestname_adr <= d_dat_o[15:0];\n\tend\nend\n\n// wishbone interface for data bus\nalways @(posedge sys_clk) begin\n\tif(sys_rst)\n\t\td_ack <= 1'b0;\n\telse begin\n\t\td_ack <= 1'b0;\n\t\tif(d_cyc & d_stb & ~d_ack)\n\t\t\td_ack <= 1'b1;\n\tend\nend\n\nassign d_dat_i = dmem_dat_o;\nassign dmem_dat_i = d_dat_o;\nassign dmem_adr = d_adr[15:2];\nassign dmem_we = {4{d_cyc & d_stb & d_we & ~|d_adr[31:16]}} & d_sel;\n\n// interrupts\ninitial interrupt <= 32'b0;\n\n// simulation end request\nalways @(posedge sys_clk) begin\n\tif(d_cyc & d_stb & d_we & d_ack)\n\t\tif(d_adr == 32'hdead0000 && d_dat_o == 32'hbeef)\n\t\t\t$finish;\nend\n\n// traces\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n// dump signals\nreg [256*8:0] vcdfile;\ninitial begin\n\tif($value$plusargs("dump=%s", vcdfile)) begin\n\t\t$dumpfile(vcdfile);\n\t\t$dumpvars(0, soc);\n\tend\nend\n\n// init memory\nreg [256*8:0] prog;\ninitial begin\n\tif(! $value$plusargs("prog=%s", prog)) begin\n\t\t$display("ERROR: please specify +prog=<file>.vh to start.");\n\t\t$finish;\n\tend\nend\n\ninitial $readmemh(prog, mem);\n\n// trace pipeline\nreg [256*8:0] tracefile;\ninteger trace_started;\ninteger trace_enabled;\ninteger cycle;\ninteger tracefd;\ninitial begin\n\tif($value$plusargs("trace=%s", tracefile)) begin\n\t\ttrace_enabled = 1;\n\t\tcycle = 0;\n\t\ttracefd = $fopen(tracefile);\n\t\ttrace_started = 0;\n\tend else\n\t\ttrace_enabled = 0;\nend\n\n\n\nassign icache_ready = SURELOG_MACRO_NOT_DEFINED:TRUE!!!',
assign icache_ready = SURELOG_MACRO_NOT_DEFINED:TRUE!!! ;
                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/tb_lm32_system.v:291:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/tb_lm32_system.v:55:13: Syntax error: no viable alternative at input 'lm32_top lm32(',
lm32_top lm32(
             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/tb_lm32_system.v:55:13:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/tb_lm32_system.v:91: Syntax error: mismatched input 'initial' expecting <EOF>,
initial sys_clk = 1'b0;
^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/test/tb_lm32_system.v:91:0:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_dp_ram.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_dp_ram.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_addsub.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_addsub.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_ram.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_ram.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_debug.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_debug.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_instruction_unit.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_instruction_unit.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:188:23: Unknown macro "CFG_EBA_RESET".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:196:58: Unknown macro "CLOG2".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:188:22: Syntax error: no viable alternative at input 'module lm32_instruction_unit (\n    // ----- Inputs -------\n    clk_i,\n    rst_i,\n\n\n\n\n\n    // From pipeline\n    stall_a,\n    stall_f,\n    stall_d,\n    stall_x,\n    stall_m,\n    valid_f,\n    valid_d,\n    kill_f,\n    branch_predict_taken_d,\n    branch_predict_address_d,\n\n\n\n\n    exception_m,\n    branch_taken_m,\n    branch_mispredict_taken_m,\n    branch_target_m,\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // From Wishbone\n    i_dat_i,\n    i_ack_i,\n    i_err_i,\n\n\n\n\n\n\n\n    // ----- Outputs -------\n    // To pipeline\n    pc_f,\n    pc_d,\n    pc_x,\n    pc_m,\n    pc_w,\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // To Wishbone\n    i_dat_o,\n    i_adr_o,\n    i_cyc_o,\n    i_sel_o,\n    i_stb_o,\n    i_we_o,\n    i_cti_o,\n    i_lock_o,\n    i_bte_o,\n\n\n\n\n\n\n    bus_error_d,\n\n\n\n\n    instruction_d\n    );\n\n/////////////////////////////////////////////////////\n// Parameters\n/////////////////////////////////////////////////////\n\nparameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!!',
parameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!! ;
                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:188:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:188:22: Syntax error: mismatched input 'SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!!' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'virtual', 'type', 'const', 'local', 'super', '{', 'enum', 'struct', 'union', 'string', 'chandle', 'event', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '+', '-', DOLLAR_UNIT, '!', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
parameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!! ;
                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:188:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:196:51: Syntax error: mismatched input '?' expecting ';',
localparam addr_offset_width = bytes_per_line == 4 ? 1 : SURELOG_MACRO_NOT_DEFINED:CLOG2!!! -2;
                                                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:196:51:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:196:92: Syntax error: mismatched input '-' expecting <EOF>,
localparam addr_offset_width = bytes_per_line == 4 ? 1 : SURELOG_MACRO_NOT_DEFINED:CLOG2!!! -2;
                                                                                            ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:196:92:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_instruction_unit.v:196: Unknown macro "CLOG2".
[  FATAL] : 0
[ SYNTAX] : 4
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_decoder.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_decoder.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_interrupt.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_interrupt.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_logic_op.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_logic_op.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_include.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_include.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_top.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_mc_arithmetic.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_mc_arithmetic.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_adder.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_adder.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_adder.v:102:6: Unknown port "DataA".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_adder.v:103:6: Unknown port "DataB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_adder.v:104:6: Unknown port "Cin".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_adder.v:105:6: Unknown port "Add_Sub".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_adder.v:107:6: Unknown port "Result".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_adder.v:108:6: Unknown port "Cout".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 7
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_dcache.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_dcache.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_jtag.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_jtag.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_icache.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_icache.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_cpu.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_cpu.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_cpu.v:191:23: Unknown macro "CFG_EBA_RESET".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_cpu.v:191:22: Syntax error: no viable alternative at input 'module lm32_cpu (\n    // ----- Inputs -------\n    clk_i,\n\n\n\n    rst_i,\n\n\n\n\n\n    // From external devices\n\n    interrupt,\n\n    // From user logic\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // Instruction Wishbone master\n    I_DAT_I,\n    I_ACK_I,\n    I_ERR_I,\n    I_RTY_I,\n\n    // Data Wishbone master\n    D_DAT_I,\n    D_ACK_I,\n    D_ERR_I,\n    D_RTY_I,\n    // ----- Outputs -------\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // Instruction Wishbone master\n    I_DAT_O,\n    I_ADR_O,\n    I_CYC_O,\n    I_SEL_O,\n    I_STB_O,\n    I_WE_O,\n    I_CTI_O,\n    I_LOCK_O,\n    I_BTE_O,\n\n    // Data Wishbone master\n    D_DAT_O,\n    D_ADR_O,\n    D_CYC_O,\n    D_SEL_O,\n    D_STB_O,\n    D_WE_O,\n    D_CTI_O,\n    D_LOCK_O,\n    D_BTE_O\n    );\n\n/////////////////////////////////////////////////////\n// Parameters\n/////////////////////////////////////////////////////\n\nparameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!!',
parameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!! ;                           // Reset value for EBA CSR
                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_cpu.v:191:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_cpu.v:191:22: Syntax error: mismatched input 'SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!!' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'virtual', 'type', 'const', 'local', 'super', '{', 'enum', 'struct', 'union', 'string', 'chandle', 'event', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '+', '-', DOLLAR_UNIT, '!', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
parameter eba_reset = SURELOG_MACRO_NOT_DEFINED:CFG_EBA_RESET!!! ;                           // Reset value for EBA CSR
                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_cpu.v:191:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_cpu.v:245: Syntax error: mismatched input 'input' expecting <EOF>,
input clk_i;                                    // Clock
^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_cpu.v:245:0:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_load_store_unit.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_load_store_unit.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[ERR:PP0102] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_load_store_unit.v:159:58: Unknown macro "CLOG2".
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_load_store_unit.v:159:57: Syntax error: no viable alternative at input 'module lm32_load_store_unit (\n    // ----- Inputs -------\n    clk_i,\n    rst_i,\n    // From pipeline\n    stall_a,\n    stall_x,\n    stall_m,\n    kill_m,\n    exception_m,\n    store_operand_x,\n    load_store_address_x,\n    load_store_address_m,\n    load_store_address_w,\n\n\n\n\n    load_x,\n    store_x,\n    load_q_x,\n    store_q_x,\n    load_q_m,\n    store_q_m,\n    sign_extend_x,\n    size_x,\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n    // From Wishbone\n    d_dat_i,\n    d_ack_i,\n    d_err_i,\n    d_rty_i,\n    // ----- Outputs -------\n    // To pipeline\n\n\n\n\n\n\n\n\n\n\n\n\n    load_data_w,\n    stall_wb_load,\n\n\n\n\n\n\n    // To Wishbone\n    d_dat_o,\n    d_adr_o,\n    d_cyc_o,\n    d_sel_o,\n    d_stb_o,\n    d_we_o,\n    d_cti_o,\n    d_lock_o,\n    d_bte_o\n    );\n\n/////////////////////////////////////////////////////\n// Parameters\n/////////////////////////////////////////////////////\n\nparameter associativity = 1;                            // Associativity of the cache (Number of ways)\nparameter sets = 512;                                   // Number of sets\nparameter bytes_per_line = 16;                          // Number of bytes per cache line\nparameter base_address = 0;                             // Base address of cachable memory\nparameter limit = 0;                                    // Limit (highest address) of cachable memory\n\n// For bytes_per_line == 4, we set 1 so part-select range isn't reversed, even though not really used\nlocalparam addr_offset_width = bytes_per_line == 4 ? 1 : SURELOG_MACRO_NOT_DEFINED:CLOG2!!!',
localparam addr_offset_width = bytes_per_line == 4 ? 1 : SURELOG_MACRO_NOT_DEFINED:CLOG2!!! -2;
                                                         ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_load_store_unit.v:159:57:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_load_store_unit.v:159:51: Syntax error: mismatched input '?' expecting ';',
localparam addr_offset_width = bytes_per_line == 4 ? 1 : SURELOG_MACRO_NOT_DEFINED:CLOG2!!! -2;
                                                   ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_load_store_unit.v:159:51:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_load_store_unit.v:159:92: Syntax error: mismatched input '-' expecting <EOF>,
localparam addr_offset_width = bytes_per_line == 4 ? 1 : SURELOG_MACRO_NOT_DEFINED:CLOG2!!! -2;
                                                                                            ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_load_store_unit.v:159:92:.
[ERR:PA0203] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_load_store_unit.v:159: Unknown macro "CLOG2".
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_itlb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_itlb.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_multiplier.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_multiplier.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_dtlb.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_dtlb.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl jtag_tap_spartan6.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l jtag_tap_spartan6.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:49:3: Unknown port "CAPTURE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:50:3: Unknown port "DRCK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:51:3: Unknown port "RESET".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:52:3: Unknown port "RUNTEST".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:53:3: Unknown port "SEL".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:54:3: Unknown port "SHIFT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:55:3: Unknown port "TCK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:56:3: Unknown port "TDI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:57:3: Unknown port "TMS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:58:3: Unknown port "UPDATE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_tap_spartan6.v:59:3: Unknown port "TDO".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 11
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl jtag_cores.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l jtag_cores.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_cores.v:49:3: Unknown port "tck".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_cores.v:50:3: Unknown port "tdi".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_cores.v:51:3: Unknown port "tdo".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_cores.v:52:3: Unknown port "shift".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_cores.v:53:3: Unknown port "update".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/jtag_cores.v:54:3: Unknown port "reset".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 6
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00655/verilog/submodule/rtl lm32_shifter.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l lm32_shifter.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_include.v:61: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00655/verilog/submodule/rtl/lm32_config.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00071 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00071 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00071 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01225 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src skid_buffer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l skid_buffer.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/skid_buffer.v:55:10: Unknown port "data_out_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/skid_buffer.v:56:10: Unknown port "data_buffer_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/skid_buffer.v:57:10: Unknown port "use_buffered_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/skid_buffer.v:72:10: Unknown port "data_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/skid_buffer.v:73:10: Unknown port "data_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/skid_buffer.v:75:10: Unknown port "data_out_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/skid_buffer.v:76:10: Unknown port "data_buffer_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/skid_buffer.v:77:10: Unknown port "use_buffered_data".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 8
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Read_Data_Channel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Read_Data_Channel.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:94:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:95:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:96:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:105:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:106:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:107:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:121:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:122:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:123:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:132:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:133:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:134:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:156:10: Unknown port "s_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:157:10: Unknown port "s_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:158:10: Unknown port "s_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:160:10: Unknown port "m_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:161:10: Unknown port "m_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:162:10: Unknown port "m_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:195:10: Unknown port "level_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:196:10: Unknown port "pulse_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:211:10: Unknown port "clear".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:212:10: Unknown port "pulse_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Read_Data_Channel.v:213:10: Unknown port "level_out".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 23
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Down_Counter_Zero.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Down_Counter_Zero.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Write_Data_Channel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Write_Data_Channel.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:90:10: Unknown port "level_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:91:10: Unknown port "pulse_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:112:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:113:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:114:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:123:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:124:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:125:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:154:10: Unknown port "run".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:155:10: Unknown port "count_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:156:10: Unknown port "load_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:157:10: Unknown port "load_value".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:158:10: Unknown port "count_out_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:159:10: Unknown port "count_out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:160:10: Unknown port "count_zero".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:182:10: Unknown port "s_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:183:10: Unknown port "s_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:184:10: Unknown port "s_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:186:10: Unknown port "m_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:187:10: Unknown port "m_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Data_Channel.v:188:10: Unknown port "m_data".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 21
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Delay_Line.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Delay_Line.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Write_Sequencer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Write_Sequencer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src skid_buffer_datapath.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l skid_buffer_datapath.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Transactor.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Transactor.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:136:10: Unknown port "system_address".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:137:10: Unknown port "system_address_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:138:10: Unknown port "system_count".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:139:10: Unknown port "system_count_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:140:10: Unknown port "system_type".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:141:10: Unknown port "system_type_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:142:10: Unknown port "system_start".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:143:10: Unknown port "system_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:146:10: Unknown port "control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:147:10: Unknown port "control_done".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:150:10: Unknown port "axaddr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:151:10: Unknown port "axlen".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:152:10: Unknown port "axsize".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:153:10: Unknown port "axburst".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:154:10: Unknown port "axvalid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:155:10: Unknown port "axready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:173:10: Unknown port "system_address".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:174:10: Unknown port "system_address_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:175:10: Unknown port "system_count".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:176:10: Unknown port "system_count_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:177:10: Unknown port "system_type".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:178:10: Unknown port "system_type_wren".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:179:10: Unknown port "system_start".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:180:10: Unknown port "system_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:183:10: Unknown port "control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:184:10: Unknown port "control_done".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:187:10: Unknown port "axaddr".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:188:10: Unknown port "axlen".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:189:10: Unknown port "axsize".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:190:10: Unknown port "axburst".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:191:10: Unknown port "axvalid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:192:10: Unknown port "axready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:209:10: Unknown port "system_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:210:10: Unknown port "system_error".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:211:10: Unknown port "system_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:212:10: Unknown port "system_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:215:10: Unknown port "control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:216:10: Unknown port "control_done".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:241:10: Unknown port "system_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:242:10: Unknown port "system_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:243:10: Unknown port "system_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:246:10: Unknown port "control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:247:10: Unknown port "control_done".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:250:10: Unknown port "axlen".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:272:10: Unknown port "system_response".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:273:10: Unknown port "system_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:274:10: Unknown port "system_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:277:10: Unknown port "control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:278:10: Unknown port "control_done".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:294:10: Unknown port "ar_control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:295:10: Unknown port "ar_control_done".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:297:10: Unknown port "r_control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:298:10: Unknown port "r_control_done".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:309:10: Unknown port "aw_control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:310:10: Unknown port "aw_control_done".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:312:10: Unknown port "w_control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:313:10: Unknown port "w_control_done".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:315:10: Unknown port "b_control_enable".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Transactor.v:316:10: Unknown port "b_control_done".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 59
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src posedge_pulse_generator.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l posedge_pulse_generator.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/posedge_pulse_generator.v:32:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/posedge_pulse_generator.v:33:10: Unknown port "out".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Annuller.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Annuller.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Read_Sequencer.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Read_Sequencer.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src pulse_to_level.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l pulse_to_level.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src skid_buffer_fsm.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l skid_buffer_fsm.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Write_Response_Channel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Write_Response_Channel.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:61:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:62:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:63:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:72:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:73:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:74:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:88:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:89:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:90:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:99:10: Unknown port "annul".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:100:10: Unknown port "in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:101:10: Unknown port "out".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:115:10: Unknown port "s_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:116:10: Unknown port "s_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:117:10: Unknown port "s_data".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:119:10: Unknown port "m_valid".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:120:10: Unknown port "m_ready".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Write_Response_Channel.v:121:10: Unknown port "m_data".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 18
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src faxi_master.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l faxi_master.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00810/src Master_AXI_Address_Channel.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l Master_AXI_Address_Channel.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Address_Channel.v:104:10: Unknown port "clear".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Address_Channel.v:105:10: Unknown port "pulse_in".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00810/src/Master_AXI_Address_Channel.v:106:10: Unknown port "level_out".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01217 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01217/top.v:6:3: Failed to bind object: "id: 6, name: goliath".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01217/top.v:6:3: Illegal implicit net "id:6, name: goliath".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01217/top.v:9:11: Failed to bind object: "id: 12, name: goliath".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01217/top.v:9:11: Illegal implicit net "id:12, name: goliath".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00449 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00174 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00174 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00767 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00767 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01034 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00922 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00067 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00067 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00067 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00870 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01022 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00341 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00341 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01084 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00126 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00126 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00589 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:568:14: Syntax error: no viable alternative at input 'corebit_and join',
  corebit_and join(
              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:568:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:569:18: Syntax error: extraneous input ')' expecting ',',
    .in0(join__in0),
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:569:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:570:4: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .in1(join__in1),
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:570:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:571:4: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .out(join__out)
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:571:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:589:14: Syntax error: no viable alternative at input 'corebit_and join',
  corebit_and join(
              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:589:14:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:590:18: Syntax error: extraneous input ')' expecting ',',
    .in0(join__in0),
                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:590:18:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:591:4: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .in1(join__in1),
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:591:4:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:592:4: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
    .out(join__out)
    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00589/top.v:592:4:.
[  FATAL] : 0
[ SYNTAX] : 8
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00589 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01193 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00173 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00173 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00567 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00567/top.v:7:10: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00567/top.v:8:10: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00567/top.v:9:10: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00567/top.v:10:10: Unknown port "I3".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00567 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00940 SuperTopEntity.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l SuperTopEntity.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00940 TopEntity.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l TopEntity.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01243 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00196 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00196/top.v:15:10: Unknown port "CLKOUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00196/top.v:28:10: Unknown port "RST_DONE".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00196 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00987 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00831 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01135 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00099 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00099 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00644 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00644 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00300 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00300 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00291 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00291 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00873 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00444 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00444/top.v:4:9: Unused macro argument "_expr_".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd regression/issue_00444 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00481 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00481/top.v:16:7: Unknown port "LOCK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00481/top.v:17:7: Unknown port "RESETB".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00481/top.v:18:7: Unknown port "BYPASS".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00481/top.v:19:7: Unknown port "REFERENCECLK".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00481/top.v:20:7: Unknown port "PLLOUTCORE".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00481 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00594 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:973:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:974:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:978:3: Unknown port "USER_SIGNAL_TO_GLOBAL_BUFFER".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:979:3: Unknown port "GLOBAL_BUFFER_OUTPUT".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:985:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:986:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:987:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:988:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:994:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:995:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:996:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:997:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1003:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1004:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1005:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1006:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1012:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1013:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1014:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1015:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1021:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1022:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1023:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1024:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1030:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1031:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1032:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1033:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1039:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1040:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1041:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1042:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1048:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1049:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1050:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1051:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1057:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1058:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1059:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1060:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1066:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1067:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1068:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1069:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1075:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1076:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1077:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1078:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1084:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1085:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1086:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1087:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1093:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1094:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1095:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1096:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1102:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1103:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1104:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1105:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1111:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1112:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1113:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1114:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1120:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1121:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1122:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1123:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1129:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1130:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1131:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1132:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1138:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1139:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1140:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1141:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1147:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1148:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1149:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1150:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1156:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1157:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1158:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1159:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1165:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1166:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1167:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1168:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1174:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1175:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1176:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1177:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1183:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1184:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1185:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1186:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1192:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1193:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1194:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1195:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1201:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1202:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1203:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1204:3: Unknown port "D_IN_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1210:3: Unknown port "D_OUT_0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1211:3: Unknown port "OUTPUT_ENABLE".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1212:3: Unknown port "PACKAGE_PIN".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00594/top.v:1213:3: Unknown port "D_IN_0".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 108
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00594 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00041 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00041 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00938 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00502 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:38: Syntax error: no viable alternative at input 'MY_AND2 inst_a1 (.A(A), .B(B), .Y( \',
   MY_AND2 inst_a1 (.A(A), .B(B), .Y( \\SUM/N10 ) ); // needs whitespaces around net name
                                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:38:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:20: Syntax error: no viable alternative at input '(.',
   MY_AND2 inst_a1 (.A(A), .B(B), .Y( \\SUM/N10 ) ); // needs whitespaces around net name
                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:20:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:24: Syntax error: extraneous input ')' expecting ',',
   MY_AND2 inst_a1 (.A(A), .B(B), .Y( \\SUM/N10 ) ); // needs whitespaces around net name
                        ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:24:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:27: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
   MY_AND2 inst_a1 (.A(A), .B(B), .Y( \\SUM/N10 ) ); // needs whitespaces around net name
                           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:27:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:34: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
   MY_AND2 inst_a1 (.A(A), .B(B), .Y( \\SUM/N10 ) ); // needs whitespaces around net name
                                  ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:34:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:36: Syntax error: extraneous input '(' expecting {',', ')'},
   MY_AND2 inst_a1 (.A(A), .B(B), .Y( \\SUM/N10 ) ); // needs whitespaces around net name
                                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:14:36:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:15:31: Syntax error: no viable alternative at input 'MY_AND2 inst_a2 (.A(C), .B( \',
   MY_AND2 inst_a2 (.A(C), .B( \\SUM/N10 ), .Y(Y) );
                               ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:15:31:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:15:20: Syntax error: no viable alternative at input '(.',
   MY_AND2 inst_a2 (.A(C), .B( \\SUM/N10 ), .Y(Y) );
                    ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:15:20:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:15:24: Syntax error: extraneous input ')' expecting ',',
   MY_AND2 inst_a2 (.A(C), .B( \\SUM/N10 ), .Y(Y) );
                        ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:15:24:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:15:27: Syntax error: extraneous input '.' expecting {''b0', ''b1', ''B0', ''B1', ''0', ''1', '1'b0', '1'b1', '1'bx', '1'bX', '1'B0', '1'B1', '1'Bx', '1'BX', Integral_number, Real_number, String, '(', 'type', 'const', 'local', 'super', '{', 'string', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', '$', '++', '+', '--', '-', DOLLAR_UNIT, '!', 'tagged', ''', 'null', 'this', DOLLAR_ROOT, 'randomize', 'sample', '&', '|', '~|', '~&', '^~', Escaped_identifier, '~', '^', '~^', Simple_identifier},
   MY_AND2 inst_a2 (.A(C), .B( \\SUM/N10 ), .Y(Y) );
                           ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00502/top.v:15:27:.
[  FATAL] : 0
[ SYNTAX] : 10
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00814 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00814/top.v:10:18: Failed to bind object: "id: 20, name: UNDEFINED".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00814/top.v:10:18: Illegal implicit net "id:20, name: UNDEFINED".
[ERR:UH0734] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00814/top.v:12:24: Failed to bind object: "id: 30, name: UNDEFINED".
[ERR:EL0535] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00814/top.v:12:24: Illegal implicit net "id:30, name: UNDEFINED".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00814 testbench.v  -elabuhdm -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00474 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00474 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00630 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00630 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00896 outreg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l outreg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00896 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00896/testbench.v:1: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysTests/regression/outreg.v".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00095 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00095/top.v:1:21: Syntax error: missing ';' at '=',
module top(b);inout b=0==c;assign c=^K;assign c=9^k;integer c#0;endmodule
                     ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00095/top.v:1:21:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00095/top.v:1:22: Syntax error: mismatched input '0' expecting {Pound_Pound_delay, Pound_delay, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
module top(b);inout b=0==c;assign c=^K;assign c=9^k;integer c#0;endmodule
                      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00095/top.v:1:22:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00095/top.v:1:61: Syntax error: extraneous input '#0' expecting ';',
module top(b);inout b=0==c;assign c=^K;assign c=9^k;integer c#0;endmodule
                                                             ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00095/top.v:1:61:.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00095 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00705 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00705 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00362 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00362 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00133 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00133 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00175 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00175 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00956 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00096 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00096/top.v:2: Syntax error: no viable alternative at input 'module top(b);integer\ninout',
inout b;reg c;assign&0=0;assign 0=0;always
^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00096/top.v:2:0:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00096/top.v:2: Syntax error: extraneous input 'inout' expecting {'this', 'randomize', 'sample', Escaped_identifier, Simple_identifier},
inout b;reg c;assign&0=0;assign 0=0;always
^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00096/top.v:2:0:.
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00096/top.v:2:14: Syntax error: mismatched input 'assign' expecting <EOF>,
inout b;reg c;assign&0=0;assign 0=0;always
              ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00096/top.v:2:14:.
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd regression/issue_00096 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00628 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:12:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:12:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:12:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:12:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:12:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:13:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:13:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:13:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:13:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:13:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:14:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:14:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:14:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:14:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:14:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:15:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:15:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:15:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:15:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:15:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:17:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:17:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:17:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:17:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:17:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:18:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:18:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:18:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:18:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:18:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:19:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:19:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:19:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:19:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:19:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:20:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:20:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:20:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:20:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:20:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:22:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:22:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:22:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:22:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:22:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:23:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:23:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:23:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:23:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:23:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:24:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:24:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:24:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:24:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:24:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:25:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:25:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:25:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:25:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:25:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:27:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:27:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:27:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:27:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:27:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:28:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:28:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:28:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:28:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:28:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:29:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:29:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:29:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:29:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:29:97: Unknown port "O".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:30:65: Unknown port "I0".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:30:73: Unknown port "I1".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:30:81: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:30:89: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00628/top.v:30:97: Unknown port "O".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 80
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00628 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00160 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:6:63: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:6:75: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:7:42: Unknown port "CI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:7:53: Unknown port "CO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:8:63: Unknown port "I2".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:8:75: Unknown port "I3".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:9:42: Unknown port "CI".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:9:57: Unknown port "CO".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:18:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:18:27: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:18:35: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:18:45: Unknown port "Q".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:19:18: Unknown port "C".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:19:27: Unknown port "E".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:19:35: Unknown port "D".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00160/top.v:19:45: Unknown port "Q".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 16
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00160 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01372 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01126 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01063 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00968 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01091 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00098 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00098 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01016 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00350 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00350 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00082 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00082 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00082/top_fault.v:6: Syntax error: mismatched input 'endmodule' expecting {Pound_Pound_delay, Pound_delay, ATSTAR, AT_PARENS_STAR, ';', 'virtual', 'type', 'bind', 'const', 'static', 'local', 'super', '{', '->', 'if', 'foreach', 'automatic', 'localparam', 'parameter', 'import', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'signed', 'unsigned', 'var', 'void', '$', 'endtask', '++', '--', DOLLAR_UNIT, '(*', 'assert', 'assume', 'cover', 'expect', 'disable', '##', '#', 'begin', 'case', 'for', 'assign', 'deassign', 'force', 'release', 'fork', 'repeat', '@', 'return', 'break', 'continue', 'wait', 'wait_order', 'unique', 'unique0', 'priority', 'casez', 'casex', 'randcase', 'forever', 'while', 'do', 'restrict', 'let', ''', 'randsequence', 'this', DOLLAR_ROOT, 'randomize', 'sample', '->>', 'nettype', Escaped_identifier, Simple_identifier, SURELOG_MACRO_NOT_DEFINED},
endmodule
^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00082/top_fault.v:6:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00082 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00059 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00059 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00194 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00194 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00078 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00078 top_fault.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_fault.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00078 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00675 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00675 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01144 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00372 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00372 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00807 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00807/top.v:4: Syntax error: mismatched input ')' expecting {'.', 'interface', 'virtual', 'type', 'input', 'output', 'inout', 'ref', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', DOLLAR_UNIT, '(*', 'this', DOLLAR_ROOT, 'randomize', 'sample', Escaped_identifier, Simple_identifier},
);
^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00807/top.v:4:0:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00807 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket freechips.rocketchip.system.LowRiscConfig.behav_srams.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l freechips.rocketchip.system.LowRiscConfig.behav_srams.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket SimDTM.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l SimDTM.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket plusarg_reader.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l plusarg_reader.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket AsyncResetReg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l AsyncResetReg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00774/yosys_rocket EICG_wrapper.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l EICG_wrapper.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00997 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00699 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00699 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01065 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01065/top.v:8:19: Unknown port "i".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00282 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00282 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00785 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01291 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00183 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00183 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00114 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00114 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00993 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01040 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00809 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00809 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01131 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[SNT:PA0207] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01131/top.v:4:6: Syntax error: no viable alternative at input ''81',
q <= '81;
      ^-- ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01131/top.v:4:6:.
[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00195 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00195 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01360 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00790 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00790 top_assert.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_assert.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00790 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00603 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00603 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00171 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00171 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00935 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00935/top.v:30:11: Unused macro argument "debug_command".
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_00935/top.v:42:11: Unused macro argument "assert_expr".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
Processing: -cd regression/issue_01002 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00314 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00314 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00857 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01364 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01115 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01118 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[ERR:UH0703] ${SURELOG_DIR}/third_party/tests/YosysTests/regression/issue_01118/top.v:3:12: Internal Error(5) : adding wrong object type (GenVar) in a stmt group!.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00132 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00132 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01231 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00763 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00763 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00689 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_00689 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple common.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l common.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_out_larger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_out_larger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_case top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_case testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/flowmap_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/flowmap_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_const_0 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_const_0 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_expand top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_expand testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/clk2fflogic_latch top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/clk2fflogic_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/nlutmap_opt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/nlutmap_opt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/muxcover top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/muxcover testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff2dffe_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff2dffe_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_proc_asmt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_proc_asmt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/proc_arst top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/proc_arst testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_lut_ice40 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_lut_ice40 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/async2sync top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/async2sync testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/muxcover_mux8 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/muxcover_mux8 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share_fsm top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share_fsm testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/shregmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/shregmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share_shr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share_shr testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/zinit top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/zinit testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/proc_arst_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/proc_arst_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_if top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_if testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/full_adder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/full_adder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_sync_reset top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_sync_reset testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_export top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_export testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket freechips.rocketchip.system.LowRiscConfig.behav_srams.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l freechips.rocketchip.system.LowRiscConfig.behav_srams.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket SimDTM.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l SimDTM.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket plusarg_reader.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l plusarg_reader.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket AsyncResetReg.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l AsyncResetReg.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_huge/yosys_rocket EICG_wrapper.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l EICG_wrapper.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_adder top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_adder testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/simplemap_mem_slice_concat top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/simplemap_mem_slice_concat testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/nlutmap_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/nlutmap_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_signed top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_signed testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/submod_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/submod_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_mul top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_mul testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_acc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_acc testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/nlutmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/nlutmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_negative_reset top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_negative_reset testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory words.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l words.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffsr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffsr testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/alu top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/alu testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/attrmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/attrmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tribuf_logic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tribuf_logic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_no_reset top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_no_reset testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/zinit_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/zinit_error synth.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synth.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/zinit_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_export_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_export_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/iopadmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/iopadmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/synth top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/synth testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/flowmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/flowmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_recode_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_recode_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_const_data top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_const_data testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffc testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffr testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/uniquify top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/uniquify testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/shregmap_resetable top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/shregmap_resetable testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_merge_share_all top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[WRN:PP0113] ${SURELOG_DIR}/third_party/tests/YosysTests/simple/opt_merge_share_all/top.v:4:9: Unused macro argument "_expr_".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
Processing: -cd simple/opt_merge_share_all testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tribuf top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tribuf testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_const_1 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate_const_1 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_bram_error rules.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rules.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_bram_error words.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l words.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_bram_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_bram_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_single_port words.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l words.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_single_port top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/memory_single_port testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_demorgan top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_demorgan testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/expose top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/expose testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_demorgan_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_demorgan_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/macc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/macc testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_expr top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_expr testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/inout_port top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/inout_port testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_b_larger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_b_larger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/design_import top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/design_import testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/prep_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/prep_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/hierarchy_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_a_larger top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/ice40_dsp_mult_a_larger testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffcp top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffcp testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_opt top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_opt testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_unreach top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_unreach testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/aigmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/aigmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/simplemap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/simplemap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/tristate testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share_macc top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/share_macc testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffsr2dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dffsr2dff testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_lut top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_lut testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff2dffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff2dffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/synth_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/synth_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/prep top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/prep testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/techmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/techmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_command top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_command testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff2dffe_unmap top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff2dffe_unmap testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_div top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_div testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_recode top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/fsm_recode testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_merge_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/opt_merge_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/flowmap_latch top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/flowmap_latch testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/clk2fflogic_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/clk2fflogic_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/submod_mem top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/submod_mem testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_memx testbench_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_memx top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_memx top_.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top_.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/wreduce_memx testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/clk2fflogic top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/clk2fflogic testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_down top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/extract_counter_down testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/expose_ffs top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/expose_ffs testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff_d0 top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/dff_d0 testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/shregmap_error top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/shregmap_error testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/inout_port_demote top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/inout_port_demote testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/submod top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/submod testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/expose_dff top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/expose_dff testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/test_pmgen top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/test_pmgen testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/simplemap_reduce top.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd simple/simplemap_reduce testbench.v -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l testbench.v.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva gotorep.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l gotorep.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva intersect.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l intersect.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva seq_or.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l seq_or.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva until_trig.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l until_trig.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva until.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l until.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva firstmatch.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l firstmatch.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva seq_and.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l seq_and.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva within.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l within.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva nonconsrep.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l nonconsrep.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva triggered.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l triggered.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva repzero.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l repzero.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/sva consrep.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l consrep.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers rednor.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l rednor.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers wide_mux.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l wide_mux.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers wselect.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l wselect.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers sel_mux.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l sel_mux.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/opers select.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l select.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd verific/vhdl tb.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l tb.sv.log
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/verific/vhdl/tb.sv:6:18: Unknown port "x".
[ERR:EL0550] ${SURELOG_DIR}/third_party/tests/YosysTests/verific/vhdl/tb.sv:6:25: Unknown port "y".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01145 top.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l top.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processing: -cd regression/issue_01329 synchronizer.sv -writepp -parse -nocache -nobuiltin -nonote -noinfo -timescale=1ns/1ns -l synchronizer.sv.log
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0
Processed 1309 tests.
[  FATAL] : 0
[ SYNTAX] : 229
[  ERROR] : 2097
[WARNING] : 7
[   NOTE] : 0
