#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 30 21:11:21 2022
# Process ID: 7380
# Current directory: C:/Users/seanj/Documents/bluejay/vivado/bluejay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5056 C:\Users\seanj\Documents\bluejay\vivado\bluejay\bluejay.xpr
# Log file: C:/Users/seanj/Documents/bluejay/vivado/bluejay/vivado.log
# Journal file: C:/Users/seanj/Documents/bluejay/vivado/bluejay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'blk_mem_gen_0' generated file not found 'c:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol req__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:128]
INFO: [VRFC 10-2458] undeclared symbol req__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:129]
INFO: [VRFC 10-2458] undeclared symbol req__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:130]
WARNING: [VRFC 10-2938] 'req__valid' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:136]
WARNING: [VRFC 10-2938] 'req__ready' is already implicitly declared on line 129 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:137]
WARNING: [VRFC 10-2938] 'req__data' is already implicitly declared on line 130 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:138]
INFO: [VRFC 10-2458] undeclared symbol rtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:148]
INFO: [VRFC 10-2458] undeclared symbol rtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:149]
INFO: [VRFC 10-2458] undeclared symbol rtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:150]
WARNING: [VRFC 10-2938] 'rtn__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:156]
WARNING: [VRFC 10-2938] 'rtn__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:157]
WARNING: [VRFC 10-2938] 'rtn__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:158]
WARNING: [VRFC 10-3380] identifier 'req__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:62]
WARNING: [VRFC 10-3380] identifier 'rtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:65]
WARNING: [VRFC 10-3380] identifier 'rtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:66]
WARNING: [VRFC 10-3380] identifier 'req__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:71]
WARNING: [VRFC 10-3380] identifier 'req__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:77]
WARNING: [VRFC 10-3380] identifier 'req__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:80]
WARNING: [VRFC 10-3380] identifier 'rtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:88]
WARNING: [VRFC 10-3380] identifier 'rtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:90]
WARNING: [VRFC 10-3380] identifier 'req__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:113]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 898.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" Line 4. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" Line 4. Module l1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=512,DEPTH__LOG2=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=30,DEPTH=64,DEPTH__LOG2=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" Line 4. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" Line 4. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=4096,DEPTH__LOG2=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=512,DEPTH_...
Compiling module xil_defaultlib.memory(WIDTH=30,DEPTH=64,DEPTH__...
Compiling module xil_defaultlib.tx(WIDTH=64)
Compiling module xil_defaultlib.rx(WIDTH=64)
Compiling module xil_defaultlib.l1
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=4096,DEPTH...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 30 21:12:19 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 30 21:12:19 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {C:/Users/seanj/Documents/bluejay/vivado/bluejay/central_processing_unit_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/seanj/Documents/bluejay/vivado/bluejay/central_processing_unit_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 919.211 ; gain = 21.117
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 919.211 ; gain = 21.117
run 7.5 us
set_property top top [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv w ]
add_files C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:106]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
INFO: [VRFC 10-2458] undeclared symbol il1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:111]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 106 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:114]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 107 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:115]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 108 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:116]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:126]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:127]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:128]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 126 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:134]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 127 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:136]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:148]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:149]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:150]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:151]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:153]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:156]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:157]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:158]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:168]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:169]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:173]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 168 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:176]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 169 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:177]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:41]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:42]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:43]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:44]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:45]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:46]
ERROR: [VRFC 10-2989] 'req__valid' is not declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
ERROR: [VRFC 10-2865] module 'l2' ignored due to previous errors [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:106]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
INFO: [VRFC 10-2458] undeclared symbol il1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:111]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 106 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:114]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 107 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:115]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 108 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:116]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:126]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:127]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:128]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 126 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:134]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 127 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:136]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:148]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:149]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:150]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:151]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:153]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:156]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:157]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:158]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:168]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:169]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:173]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 168 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:176]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 169 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:177]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:41]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:42]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:43]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:44]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:45]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:46]
ERROR: [VRFC 10-2989] 'req__valid' is not declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
ERROR: [VRFC 10-2865] module 'l2' ignored due to previous errors [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:106]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
INFO: [VRFC 10-2458] undeclared symbol il1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:111]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 106 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:114]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 107 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:115]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 108 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:116]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:126]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:127]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:128]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 126 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:134]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 127 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:136]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:148]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:149]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:150]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:151]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:153]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:156]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:157]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:158]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:168]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:169]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:173]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 168 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:176]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 169 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:177]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:41]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:42]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:43]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:44]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:45]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:46]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:57]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:58]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol il1_to_l2__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:46]
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'rx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'tx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
WARNING: [VRFC 10-3823] variable 'il1_to_mem__valid' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:44]
WARNING: [VRFC 10-3823] variable 'il1_to_mem__data' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:45]
WARNING: [VRFC 10-3823] variable 'mem_to_il1__credit' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" Line 4. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" Line 4. Module l1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=512,DEPTH__LOG2=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=30,DEPTH=64,DEPTH__LOG2=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" Line 4. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" Line 4. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" Line 4. Module l2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=4096,DEPTH__LOG2=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=512,DEPTH_...
Compiling module xil_defaultlib.memory(WIDTH=30,DEPTH=64,DEPTH__...
Compiling module xil_defaultlib.tx(WIDTH=64)
Compiling module xil_defaultlib.rx(WIDTH=64)
Compiling module xil_defaultlib.l1
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.l2
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=4096,DEPTH...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 975.332 ; gain = 0.000
run 2 us
run 2 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:106]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
INFO: [VRFC 10-2458] undeclared symbol il1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:111]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 106 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:114]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 107 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:115]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 108 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:116]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:126]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:127]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:128]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 126 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:134]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 127 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:136]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:148]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:149]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:150]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:151]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:153]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:156]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:157]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:158]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:168]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:169]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:173]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 168 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:176]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 169 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:177]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:41]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:42]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:43]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:44]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:45]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:46]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:57]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:58]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol il1_to_l2__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:46]
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 977.078 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 977.078 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'rx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'tx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
WARNING: [VRFC 10-3823] variable 'il1_to_mem__valid' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:44]
WARNING: [VRFC 10-3823] variable 'il1_to_mem__data' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:45]
WARNING: [VRFC 10-3823] variable 'mem_to_il1__credit' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" Line 4. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" Line 4. Module l1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=512,DEPTH__LOG2=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=30,DEPTH=64,DEPTH__LOG2=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" Line 4. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" Line 4. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" Line 4. Module l2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=4096,DEPTH__LOG2=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=512,DEPTH_...
Compiling module xil_defaultlib.memory(WIDTH=30,DEPTH=64,DEPTH__...
Compiling module xil_defaultlib.tx(WIDTH=64)
Compiling module xil_defaultlib.rx(WIDTH=64)
Compiling module xil_defaultlib.l1
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.l2
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=4096,DEPTH...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 977.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:106]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 106 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:114]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 107 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:115]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 108 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:116]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:126]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:127]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:128]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 126 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:134]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 127 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:136]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:148]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:149]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:150]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:151]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:153]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:156]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:157]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:158]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:168]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:169]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:173]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 168 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:176]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 169 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:177]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:41]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:42]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:43]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:44]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:45]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:46]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:57]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:58]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol il1_to_l2__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:46]
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 977.078 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 977.078 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'il1_to_l2__credit' on this module [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:106]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 106 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:114]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 107 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:115]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 108 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:116]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:126]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:127]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:128]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 126 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:134]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 127 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:136]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:148]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:149]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:150]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:151]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:153]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:156]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:157]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:158]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:168]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:169]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:173]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 168 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:176]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 169 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:177]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:41]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:42]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:43]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:44]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:45]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:46]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:57]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:58]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 977.078 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 977.078 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'rx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'tx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
WARNING: [VRFC 10-3823] variable 'il1_to_mem__valid' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:44]
WARNING: [VRFC 10-3823] variable 'il1_to_mem__data' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:45]
WARNING: [VRFC 10-3823] variable 'mem_to_il1__credit' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" Line 4. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" Line 4. Module l1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=512,DEPTH__LOG2=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=30,DEPTH=64,DEPTH__LOG2=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" Line 4. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" Line 4. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" Line 4. Module l2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=4096,DEPTH__LOG2=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=512,DEPTH_...
Compiling module xil_defaultlib.memory(WIDTH=30,DEPTH=64,DEPTH__...
Compiling module xil_defaultlib.tx(WIDTH=64)
Compiling module xil_defaultlib.rx(WIDTH=64)
Compiling module xil_defaultlib.l1
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.l2
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=4096,DEPTH...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 978.035 ; gain = 0.957
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:106]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 106 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:114]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 107 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:115]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 108 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:116]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:126]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:127]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:128]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 126 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:134]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 127 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:136]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:148]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:149]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:150]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:151]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:153]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:156]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:157]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:158]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:168]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:169]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:173]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 168 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:176]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 169 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:177]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:41]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:42]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:43]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:44]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:45]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:46]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:57]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:58]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'rx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'tx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
WARNING: [VRFC 10-3823] variable 'il1_to_mem__valid' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:44]
WARNING: [VRFC 10-3823] variable 'il1_to_mem__data' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:45]
WARNING: [VRFC 10-3823] variable 'mem_to_il1__credit' might have multiple concurrent drivers [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:49]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" Line 4. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" Line 4. Module l1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=512,DEPTH__LOG2=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=30,DEPTH=64,DEPTH__LOG2=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" Line 4. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" Line 4. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" Line 4. Module l2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=4096,DEPTH__LOG2=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=512,DEPTH_...
Compiling module xil_defaultlib.memory(WIDTH=30,DEPTH=64,DEPTH__...
Compiling module xil_defaultlib.tx(WIDTH=64)
Compiling module xil_defaultlib.rx(WIDTH=64)
Compiling module xil_defaultlib.l1
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.l2
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=4096,DEPTH...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 982.004 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:106]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 106 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:114]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 107 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:115]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 108 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:116]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:126]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:127]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:128]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 126 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:134]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 127 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 128 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:136]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:148]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:149]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:150]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:151]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:153]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 148 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:156]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 149 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:157]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 150 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:158]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:168]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:169]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:173]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 168 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:176]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 169 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:177]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:41]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:42]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:43]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:44]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:45]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:46]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:57]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:58]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 982.004 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 982.004 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'rx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:152]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'tx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" Line 4. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" Line 4. Module l1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=512,DEPTH__LOG2=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=30,DEPTH=64,DEPTH__LOG2=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" Line 4. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" Line 4. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" Line 4. Module l2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=4096,DEPTH__LOG2=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=512,DEPTH_...
Compiling module xil_defaultlib.memory(WIDTH=30,DEPTH=64,DEPTH__...
Compiling module xil_defaultlib.tx(WIDTH=64)
Compiling module xil_defaultlib.rx(WIDTH=64)
Compiling module xil_defaultlib.l1
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.l2
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=4096,DEPTH...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 982.004 ; gain = 0.000
run 2 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:140]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:142]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:144]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:146]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:104]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:162]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:163]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:164]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 162 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 163 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 164 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:182]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:183]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:184]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 182 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:190]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 183 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:191]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 184 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:192]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:204]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:205]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:206]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:207]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:208]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:209]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 204 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:212]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 205 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:213]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 206 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:214]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:224]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:225]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:226]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:227]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:228]
INFO: [VRFC 10-2458] undeclared symbol mem_to_dl1__credit, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:229]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 224 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:232]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 225 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:233]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 226 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:234]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:44]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:45]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:46]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:47]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:48]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:49]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:54]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:61]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:63]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:72]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:74]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:84]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:86]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:88]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:99]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:100]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:102]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:111]
WARNING: [VRFC 10-3380] identifier 'drtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:113]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:123]
WARNING: [VRFC 10-3380] identifier 'dreq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:125]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:127]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'rx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:208]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'tx__data' [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:228]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" Line 4. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" Line 4. Module l1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=512,DEPTH__LOG2=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=30,DEPTH=64,DEPTH__LOG2=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" Line 4. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" Line 4. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" Line 4. Module l2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=4096,DEPTH__LOG2=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=512,DEPTH_...
Compiling module xil_defaultlib.memory(WIDTH=30,DEPTH=64,DEPTH__...
Compiling module xil_defaultlib.tx(WIDTH=64)
Compiling module xil_defaultlib.rx(WIDTH=64)
Compiling module xil_defaultlib.l1
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.l2
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=4096,DEPTH...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 984.949 ; gain = 0.000
run 2 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:151]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:153]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:154]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:156]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:435]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:436]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__addr, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:437]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:438]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:439]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dtype, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:440]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:441]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:442]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:443]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__valid' is already implicitly declared on line 435 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:452]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__ready' is already implicitly declared on line 436 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:453]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__addr' is already implicitly declared on line 437 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:454]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__rw' is already implicitly declared on line 438 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:455]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__data' is already implicitly declared on line 439 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:456]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__dtype' is already implicitly declared on line 440 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:457]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__valid' is already implicitly declared on line 441 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:458]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__ready' is already implicitly declared on line 442 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:459]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__data' is already implicitly declared on line 443 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:460]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:461]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:463]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:464]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:466]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dypte, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:473]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:117]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:118]
ERROR: [VRFC 10-2989] 'EX_mem__valid' is not declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:421]
ERROR: [VRFC 10-2989] 'EX__mem__rw' is not declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:471]
ERROR: [VRFC 10-2989] 'EX__mem__dtype' is not declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:473]
ERROR: [VRFC 10-2865] module 'central_processing_unit' ignored due to previous errors [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:151]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:153]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:154]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:156]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:435]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:436]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__addr, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:437]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:438]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:439]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dtype, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:440]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:441]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:442]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:443]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__valid' is already implicitly declared on line 435 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:452]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__ready' is already implicitly declared on line 436 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:453]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__addr' is already implicitly declared on line 437 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:454]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__rw' is already implicitly declared on line 438 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:455]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__data' is already implicitly declared on line 439 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:456]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__dtype' is already implicitly declared on line 440 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:457]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__valid' is already implicitly declared on line 441 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:458]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__ready' is already implicitly declared on line 442 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:459]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__data' is already implicitly declared on line 443 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:460]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:461]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:463]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:464]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:466]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dypte, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:473]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:117]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:118]
ERROR: [VRFC 10-2989] 'EX_mem__valid' is not declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:421]
ERROR: [VRFC 10-2989] 'EX__mem__rw' is not declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:471]
ERROR: [VRFC 10-2989] 'EX__mem__dtype' is not declared [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:473]
ERROR: [VRFC 10-2865] module 'central_processing_unit' ignored due to previous errors [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:151]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:153]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:154]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:156]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:435]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:436]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__addr, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:437]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:438]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:439]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dtype, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:440]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:441]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:442]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:443]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__valid' is already implicitly declared on line 435 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:452]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__ready' is already implicitly declared on line 436 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:453]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__addr' is already implicitly declared on line 437 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:454]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__rw' is already implicitly declared on line 438 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:455]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__data' is already implicitly declared on line 439 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:456]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__dtype' is already implicitly declared on line 440 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:457]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__valid' is already implicitly declared on line 441 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:458]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__ready' is already implicitly declared on line 442 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:459]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__data' is already implicitly declared on line 443 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:460]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:461]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:463]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:464]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:466]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dypte, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:473]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:117]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 171 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:179]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 172 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:180]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:190]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:191]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:192]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 190 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:198]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 191 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:199]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 192 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:200]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:212]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:213]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:214]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 212 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:220]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 213 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:221]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 214 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:222]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:232]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:233]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:234]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 232 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:240]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 233 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:241]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 234 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:242]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:50]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:52]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:53]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:54]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:55]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'dreq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:63]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:70]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:72]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:81]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:83]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:93]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:95]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:97]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:110]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:119]
WARNING: [VRFC 10-3380] identifier 'drtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:121]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:131]
WARNING: [VRFC 10-3380] identifier 'dreq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:133]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:41]
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 984.949 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 984.949 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mem__dtype' on this module [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:251]
ERROR: [VRFC 10-3180] cannot find port 'mem__rw' on this module [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:250]
ERROR: [VRFC 10-3180] cannot find port 'mem__valid' on this module [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:249]
WARNING: [VRFC 10-3633] port 'il1_to_mem__valid' is already connected [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:151]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:153]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:154]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:156]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:435]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:436]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__addr, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:437]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:438]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:439]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dtype, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:440]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:441]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:442]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:443]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__valid' is already implicitly declared on line 435 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:452]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__ready' is already implicitly declared on line 436 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:453]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__addr' is already implicitly declared on line 437 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:454]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__rw' is already implicitly declared on line 438 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:455]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__data' is already implicitly declared on line 439 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:456]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__dtype' is already implicitly declared on line 440 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:457]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__valid' is already implicitly declared on line 441 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:458]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__ready' is already implicitly declared on line 442 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:459]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__data' is already implicitly declared on line 443 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:460]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:461]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:463]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:464]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:466]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dypte, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:473]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:117]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 171 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:179]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 172 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:180]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:190]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:191]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:192]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 190 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:198]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 191 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:199]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 192 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:200]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:212]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:213]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:214]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 212 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:220]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 213 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:221]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 214 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:222]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:232]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:233]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:234]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 232 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:240]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 233 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:241]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 234 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:242]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:50]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:52]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:53]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:54]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:55]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'dreq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:63]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:70]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:72]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:81]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:83]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:93]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:95]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:97]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:110]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:119]
WARNING: [VRFC 10-3380] identifier 'drtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:121]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:131]
WARNING: [VRFC 10-3380] identifier 'dreq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:133]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:41]
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 984.949 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 984.949 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'il1_to_mem__valid' is already connected [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:52]
ERROR: [VRFC 10-3633] port 'il1_to_mem__valid' is already connected [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:62]
WARNING: [VRFC 10-5021] port 'dl1_to_mem__valid' is not connected on this instance [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:151]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'il1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:153]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:154]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_il1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:156]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:435]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:436]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__addr, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:437]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:438]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:439]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dtype, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:440]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:441]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:442]
INFO: [VRFC 10-2458] undeclared symbol dl1_to_cpu__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:443]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__valid' is already implicitly declared on line 435 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:452]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__ready' is already implicitly declared on line 436 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:453]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__addr' is already implicitly declared on line 437 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:454]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__rw' is already implicitly declared on line 438 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:455]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__data' is already implicitly declared on line 439 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:456]
WARNING: [VRFC 10-2938] 'cpu_to_dl1__dtype' is already implicitly declared on line 440 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:457]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__valid' is already implicitly declared on line 441 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:458]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__ready' is already implicitly declared on line 442 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:459]
WARNING: [VRFC 10-2938] 'dl1_to_cpu__data' is already implicitly declared on line 443 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:460]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:461]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dl1_to_mem__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:463]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__valid' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:464]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mem_to_dl1__data' is not allowed [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:466]
INFO: [VRFC 10-2458] undeclared symbol cpu_to_dl1__dypte, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:473]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:117]
WARNING: [VRFC 10-3380] identifier 'cpu_to_il1__addr' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1
WARNING: [VRFC 10-3380] identifier 'STATE__READ_WRITE' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv:88]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l2
INFO: [VRFC 10-2458] undeclared symbol ireq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:170]
INFO: [VRFC 10-2458] undeclared symbol ireq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:171]
INFO: [VRFC 10-2458] undeclared symbol ireq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:172]
WARNING: [VRFC 10-2938] 'ireq__valid' is already implicitly declared on line 170 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:178]
WARNING: [VRFC 10-2938] 'ireq__ready' is already implicitly declared on line 171 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:179]
WARNING: [VRFC 10-2938] 'ireq__data' is already implicitly declared on line 172 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:180]
INFO: [VRFC 10-2458] undeclared symbol irtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:190]
INFO: [VRFC 10-2458] undeclared symbol irtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:191]
INFO: [VRFC 10-2458] undeclared symbol irtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:192]
WARNING: [VRFC 10-2938] 'irtn__valid' is already implicitly declared on line 190 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:198]
WARNING: [VRFC 10-2938] 'irtn__ready' is already implicitly declared on line 191 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:199]
WARNING: [VRFC 10-2938] 'irtn__data' is already implicitly declared on line 192 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:200]
INFO: [VRFC 10-2458] undeclared symbol dreq__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:212]
INFO: [VRFC 10-2458] undeclared symbol dreq__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:213]
INFO: [VRFC 10-2458] undeclared symbol dreq__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:214]
WARNING: [VRFC 10-2938] 'dreq__valid' is already implicitly declared on line 212 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:220]
WARNING: [VRFC 10-2938] 'dreq__ready' is already implicitly declared on line 213 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:221]
WARNING: [VRFC 10-2938] 'dreq__data' is already implicitly declared on line 214 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:222]
INFO: [VRFC 10-2458] undeclared symbol drtn__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:232]
INFO: [VRFC 10-2458] undeclared symbol drtn__ready, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:233]
INFO: [VRFC 10-2458] undeclared symbol drtn__data, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:234]
WARNING: [VRFC 10-2938] 'drtn__valid' is already implicitly declared on line 232 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:240]
WARNING: [VRFC 10-2938] 'drtn__ready' is already implicitly declared on line 233 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:241]
WARNING: [VRFC 10-2938] 'drtn__data' is already implicitly declared on line 234 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:242]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:50]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:51]
WARNING: [VRFC 10-3380] identifier 'irtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:52]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:53]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:54]
WARNING: [VRFC 10-3380] identifier 'drtn__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:55]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:60]
WARNING: [VRFC 10-3380] identifier 'dreq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:63]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:69]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:70]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:72]
WARNING: [VRFC 10-3380] identifier 'irtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:81]
WARNING: [VRFC 10-3380] identifier 'irtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:83]
WARNING: [VRFC 10-3380] identifier 'ireq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:93]
WARNING: [VRFC 10-3380] identifier 'ireq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:95]
WARNING: [VRFC 10-3380] identifier 'ireq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:97]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:107]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:108]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:110]
WARNING: [VRFC 10-3380] identifier 'drtn__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:119]
WARNING: [VRFC 10-3380] identifier 'drtn__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:121]
WARNING: [VRFC 10-3380] identifier 'dreq__ready' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:131]
WARNING: [VRFC 10-3380] identifier 'dreq__valid' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:133]
WARNING: [VRFC 10-3380] identifier 'dreq__data' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv:135]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'DEPTH__LOG2' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:8]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol dl1_to_mem__valid, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:41]
INFO: [VRFC 10-2458] undeclared symbol mem__rw, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:10]
WARNING: [VRFC 10-3380] identifier 'WIDTH' is used before its declaration [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:17]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:21]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sim_1/new/top_tb.sv:22]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 984.949 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 984.949 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.sim/sim_1/behav/xsim'
"xelab -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cd26d1a35f944c6bc1bdff14b047b72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/top.sv" Line 4. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" Line 4. Module l1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=512,DEPTH__LOG2=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=30,DEPTH=64,DEPTH__LOG2=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/decoder.sv" Line 4. Module decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/comparator.sv" Line 4. Module comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l1.sv" Line 4. Module l1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=512,DEPTH__LOG2=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=30,DEPTH=64,DEPTH__LOG2=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/l2.sv" Line 4. Module l2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/rx.sv" Line 4. Module rx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/tx.sv" Line 4. Module tx(WIDTH=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/bluejay/vivado/bluejay/bluejay.srcs/sources_1/new/memory.sv" Line 4. Module memory(WIDTH=64,DEPTH=4096,DEPTH__LOG2=12) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=512,DEPTH_...
Compiling module xil_defaultlib.memory(WIDTH=30,DEPTH=64,DEPTH__...
Compiling module xil_defaultlib.tx(WIDTH=64)
Compiling module xil_defaultlib.rx(WIDTH=64)
Compiling module xil_defaultlib.l1
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.l2
Compiling module xil_defaultlib.memory(WIDTH=64,DEPTH=4096,DEPTH...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 984.949 ; gain = 0.000
run 2 us
save_wave_config {C:/Users/seanj/Documents/bluejay/vivado/bluejay/central_processing_unit_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 30 23:17:49 2022...
