# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:15:49 on Nov 13,2025
# vlog -reportprogress 300 TX_RX.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module PISO
# -- Compiling module SIPO
# -- Compiling module TX_RX
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:15:49 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:15:49 on Nov 13,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.TX_RX(fast)
# Loading work.FIFO(fast)
# Loading work.PISO(fast)
# Loading work.SIPO(fast)
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   0
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   5
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  10
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  15
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  20
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  25
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  30
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  35
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  40
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  45
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  50
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  55
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  60
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  65
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  70
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  75
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  80
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  85
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  90
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  95
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 100
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 105
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 110
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 115
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 120
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 125
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 130
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 135
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 140
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 145
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 150
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 155
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 160
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 165
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 170
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 175
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 180
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 185
# clk=0,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 190
# clk=1,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 195
# clk=0,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 200
# clk=1,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 205
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 210
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 215
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 220
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 225
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 230
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 235
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 240
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 245
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 250
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 255
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 260
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 265
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 270
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 275
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 280
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 285
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 290
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 295
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 300
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 305
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 310
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 315
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 320
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 325
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 330
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 335
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 340
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 345
# ** Note: $stop    : TX_RX.v(139)
#    Time: 350 ns  Iteration: 0  Instance: /tb
# Break in Module tb at TX_RX.v line 139
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:16:25 on Nov 13,2025
# vlog -reportprogress 300 TX_RX.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module PISO
# -- Compiling module SIPO
# -- Compiling module TX_RX
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:16:25 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:16:27 on Nov 13,2025, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:16:27 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.TX_RX(fast)
# Loading work.FIFO(fast)
# Loading work.PISO(fast)
# Loading work.SIPO(fast)
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   0
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   5
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  10
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  15
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  20
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  25
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  30
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  35
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  40
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  45
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  50
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  55
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  60
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  65
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  70
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  75
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  80
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  85
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  90
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  95
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 100
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 105
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 110
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 115
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 120
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 125
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 130
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 135
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 140
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 145
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 150
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 155
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 160
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 165
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 170
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 175
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 180
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 185
# clk=0,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 190
# clk=1,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 195
# clk=0,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 200
# clk=1,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 205
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 210
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 215
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 220
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 225
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 230
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 235
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 240
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 245
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 250
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 255
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 260
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 265
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 270
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 275
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 280
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 285
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 290
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 295
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 300
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 305
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 310
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 315
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 320
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 325
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 330
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 335
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 340
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 345
# ** Note: $stop    : TX_RX.v(139)
#    Time: 350 ns  Iteration: 0  Instance: /tb
# Break in Module tb at TX_RX.v line 139
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:16:55 on Nov 13,2025
# vlog -reportprogress 300 TX_RX.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module PISO
# -- Compiling module SIPO
# -- Compiling module TX_RX
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:16:55 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:16:57 on Nov 13,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:16:57 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.TX_RX(fast)
# Loading work.FIFO(fast)
# Loading work.PISO(fast)
# Loading work.SIPO(fast)
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   0
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   5
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  10
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  15
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  20
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  25
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  30
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  35
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  40
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  45
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  50
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  55
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  60
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  65
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  70
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  75
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  80
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  85
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  90
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  95
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 100
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 105
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 110
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 115
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 120
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 125
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 130
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 135
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 140
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 145
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 150
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 155
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 160
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 165
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 170
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 175
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 180
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 185
# clk=0,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 190
# clk=1,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 195
# clk=0,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 200
# clk=1,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 205
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 210
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 215
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 220
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 225
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 230
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 235
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 240
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 245
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 250
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 255
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 260
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 265
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 270
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 275
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 280
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 285
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 290
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 295
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 300
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 305
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 310
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 315
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 320
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 325
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 330
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 335
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 340
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 345
# ** Note: $stop    : TX_RX.v(139)
#    Time: 350 ns  Iteration: 0  Instance: /tb
# Break in Module tb at TX_RX.v line 139
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:17:44 on Nov 13,2025
# vlog -reportprogress 300 TX_RX.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module PISO
# -- Compiling module SIPO
# -- Compiling module TX_RX
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:17:44 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:17:46 on Nov 13,2025, Elapsed time: 0:00:49
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:17:46 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.TX_RX(fast)
# Loading work.FIFO(fast)
# Loading work.PISO(fast)
# Loading work.SIPO(fast)
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   0
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   5
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  10
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  15
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  20
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  25
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  30
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  35
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  40
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  45
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  50
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  55
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  60
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  65
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  70
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  75
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  80
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  85
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  90
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  95
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 100
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 105
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 110
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 115
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 120
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 125
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 130
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 135
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 140
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 145
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 150
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 155
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 160
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 165
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 170
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 175
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 180
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 185
# clk=0,rst=1,mode=0,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 190
# clk=1,rst=1,mode=0,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 195
# clk=0,rst=1,mode=0,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 200
# clk=1,rst=1,mode=0,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 205
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 210
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 215
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 220
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 225
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 230
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 235
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 240
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 245
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 250
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 255
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 260
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 265
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 270
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 275
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 280
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 285
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 290
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 295
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 300
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 305
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 310
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 315
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 320
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 325
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 330
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 335
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 340
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 345
# ** Note: $stop    : TX_RX.v(139)
#    Time: 350 ns  Iteration: 0  Instance: /tb
# Break in Module tb at TX_RX.v line 139
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:19:01 on Nov 13,2025
# vlog -reportprogress 300 TX_RX.v "+acc" 
# -- Compiling module FIFO
# -- Compiling module PISO
# -- Compiling module SIPO
# -- Compiling module TX_RX
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:19:01 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:19:03 on Nov 13,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 16:19:03 on Nov 13,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.TX_RX(fast)
# Loading work.FIFO(fast)
# Loading work.PISO(fast)
# Loading work.SIPO(fast)
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   0
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                   5
# clk=0,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  10
# clk=1,rst=0,mode=x,rd=x,wr=x,data_in=  x,data_out=  0,Time=                  15
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  20
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  25
# clk=0,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  30
# clk=1,rst=1,mode=x,rd=0,wr=1,data_in= 18,data_out=  0,Time=                  35
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  40
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  45
# clk=0,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  50
# clk=1,rst=1,mode=x,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  55
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  60
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  65
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  70
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  75
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  80
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  85
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  90
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                  95
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 100
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 105
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 110
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 115
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 120
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 125
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 130
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 135
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 140
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 145
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 150
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 155
# clk=0,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 160
# clk=1,rst=1,mode=0,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 165
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 170
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 175
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 180
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 185
# clk=0,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 190
# clk=1,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 195
# clk=0,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 200
# clk=1,rst=1,mode=1,rd=0,wr=1,data_in= 18,data_out=  0,Time=                 205
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out=  0,Time=                 210
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 215
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 220
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 225
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 230
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 235
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 240
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 245
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 250
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 255
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 260
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 265
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 270
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 275
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 280
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 285
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 290
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 295
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 300
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 305
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 310
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 315
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 320
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 325
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 330
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 335
# clk=0,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 340
# clk=1,rst=1,mode=1,rd=1,wr=0,data_in= 18,data_out= 18,Time=                 345
# ** Note: $stop    : TX_RX.v(139)
#    Time: 350 ns  Iteration: 0  Instance: /tb
# Break in Module tb at TX_RX.v line 139
quit -sim
# End time: 16:46:05 on Nov 13,2025, Elapsed time: 0:27:02
# Errors: 0, Warnings: 0
