@W: FA239 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\lcd01\lcd01\source\lcddata00.vhd":63:16:63:23|ROM outWordd_2[6:0] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\lcd01\lcd01\source\lcddata00.vhd":63:16:63:23|ROM outWordd_2[6:0] (in view: work.lcdData00(lcddata0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\sexto_semestre\arquitectura_computadora\projectmachxo2\lcd01\lcddata01.vhd":48:16:48:23|ROM outWordd_2[6:0] (in view: work.lcdData01(lcddata1)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:LC00.OS00.osc_int"
