#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov  8 12:47:01 2022
# Process ID: 15300
# Current directory: D:/schoolfiles/School/cpe 133/exp11/seq_det_fsm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24432 D:\schoolfiles\School\cpe 133\exp11\seq_det_fsm\seq_det_fsm.xpr
# Log file: D:/schoolfiles/School/cpe 133/exp11/seq_det_fsm/vivado.log
# Journal file: D:/schoolfiles/School/cpe 133/exp11/seq_det_fsm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/schoolfiles/School/cpe 133/exp11/seq_det_fsm/seq_det_fsm.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 12:56:25 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp11/seq_det_fsm/seq_det_fsm.runs/synth_1/runme.log
[Tue Nov  8 12:56:25 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp11/seq_det_fsm/seq_det_fsm.runs/impl_1/runme.log
close_project
create_project fibonacci_seq_gen {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
file mkdir D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new}
close [ open {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/main.v} w ]
add_files {{D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/main.v}}
update_compile_order -fileset sources_1
import_files -norecurse {{D:/schoolfiles/School/cpe 133/modules/cntr_udclr_nb_v1_05.v} {D:/schoolfiles/School/cpe 133/modules/FSM_Template v1_00.v} {D:/schoolfiles/School/cpe 133/modules/univ_sseg_v1_05.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v} w ]
add_files {{D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v}}
update_compile_order -fileset sources_1
import_files -norecurse {{D:/schoolfiles/School/cpe 133/modules/reg_nb_v1_03.v} {D:/schoolfiles/School/cpe 133/modules/comp_nb_v1_02.v} {D:/schoolfiles/School/cpe 133/modules/rca_nb_v1_04.v} {D:/schoolfiles/School/cpe 133/modules/mux_2t1_nb_v1_04.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse {{D:/schoolfiles/School/cpe 133/modules/clk_2n_div_test_v1_01.v}}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue Nov  8 16:19:13 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse {{D:/schoolfiles/School/cpe 133/Basys3_Master_v1_03.xdc}}
import_files -fileset constrs_1 {{D:/schoolfiles/School/cpe 133/Basys3_Master_v1_03.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 16:32:20 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 16:32:20 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 16:32:56 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 16:32:56 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 16:34:03 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 16:34:03 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1076.684 ; gain = 1.824
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 16:35:51 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 16:35:51 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 16:40:41 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 16:40:41 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 17:01:47 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 17:01:47 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 17:09:13 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 17:09:13 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 17:10:17 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 17:10:17 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 17:12:52 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 17:12:52 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 17:15:19 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 17:15:19 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files {{D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/imports/modules/comp_nb_v1_02.v}}] -no_script -reset -force -quiet
remove_files  {{D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/imports/modules/comp_nb_v1_02.v}}
file delete -force {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/imports/modules/comp_nb_v1_02.v}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 17:24:32 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 17:24:32 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Nov  8 17:27:22 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 17:28:21 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 17:28:21 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/10b_to_3d.v} w ]
add_files {{D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/10b_to_3d.v}}
close [ open {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/sseg_driver.v} w ]
add_files {{D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/sseg_driver.v}}
update_compile_order -fileset sources_1
import_files -norecurse {{D:/schoolfiles/School/cpe 133/modules/cntr_up_clr_nb_v1_03.v}}
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:16:30 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:16:30 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sim_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sim_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sim_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sim_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sim_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sim_1/new
can't create directory "D:/schoolfiles/School/cpe": file already exists
file mkdir {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sim_1/new}
close [ open {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sim_1/new/test_fibseq.v} w ]
add_files -fileset sim_1 {{D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sim_1/new/test_fibseq.v}}
update_compile_order -fileset sim_1
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/imports/modules/clk_2n_div_test_v1_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_2n_div_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/imports/modules/mux_2t1_nb_v1_04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/imports/modules/rca_nb_v1_04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/imports/modules/reg_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/imports/modules/univ_sseg_v1_05.v:120]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
"xelab -wto 677f5108e9c443a986958b20e5d06d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 677f5108e9c443a986958b20e5d06d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'D1' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'D1' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclk_only' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_nb(n=10)
Compiling module xil_defaultlib.rca_nb(n=10)
Compiling module xil_defaultlib.mux_2t1_nb(n=10)
Compiling module xil_defaultlib.clk_2n_div_test(n=25)
Compiling module xil_defaultlib.fib_seq
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/schoolfiles/School/cpe -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/schoolfiles/School/cpe" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  8 20:29:21 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_behav -key {Behavioral:sim_1:Functional:main} -tclbatch {main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2547.684 ; gain = 52.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
"xelab -wto 677f5108e9c443a986958b20e5d06d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 677f5108e9c443a986958b20e5d06d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'D1' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'D1' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclk_only' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:76]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_behav -key {Behavioral:sim_1:Functional:main} -tclbatch {main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.sim/sim_1/behav/xsim'
"xelab -wto 677f5108e9c443a986958b20e5d06d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 677f5108e9c443a986958b20e5d06d42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'D1' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 10 for port 'D1' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fclk_only' [D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.srcs/sources_1/new/fib_seq.v:76]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:34:18 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:34:18 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-18:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.504 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:36:45 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:36:45 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:38:47 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:38:47 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:40:32 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:40:32 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:47:01 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:47:01 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:48:19 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:48:19 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:50:17 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:50:17 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:54:02 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:54:02 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 20:55:50 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 20:55:50 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
import_files -norecurse {{D:/schoolfiles/School/cpe 133/modules/rc_sign_changer_v1_01.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 21:07:14 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 21:07:14 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 21:09:07 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 21:09:07 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 21:09:27 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 21:09:27 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 21:12:39 2022] Launched synth_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/synth_1/runme.log
[Tue Nov  8 21:12:39 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov  8 21:14:39 2022] Launched impl_1...
Run output will be captured here: D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/schoolfiles/School/cpe 133/exp12/fibonacci_seq_gen/fibonacci_seq_gen.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A835A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 21:24:36 2022...
