#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025a028334a0 .scope module, "tb_instruction_fetch" "tb_instruction_fetch" 2 7;
 .timescale -9 -12;
v0000025a02895940_0 .var "branch", 0 0;
v0000025a028954e0_0 .var "branch_target", 7 0;
v0000025a02895ee0_0 .var "clk", 0 0;
v0000025a02895f80_0 .net "ctrl", 6 0, L_0000025a028f9010;  1 drivers
v0000025a02894e00_0 .net "instruction", 31 0, L_0000025a02896480;  1 drivers
v0000025a02896020_0 .net "instruction_out", 31 0, v0000025a0281f670_0;  1 drivers
v0000025a02896200_0 .net "next_pc", 7 0, L_0000025a028abcb0;  1 drivers
v0000025a02896a20_0 .net "pc", 7 0, v0000025a028953a0_0;  1 drivers
v0000025a02894b80_0 .net "pc_out", 7 0, v0000025a0281f530_0;  1 drivers
v0000025a02896160_0 .net "rd", 4 0, L_0000025a028f8ec0;  1 drivers
v0000025a028960c0_0 .net "rs1", 4 0, L_0000025a028f8ad0;  1 drivers
v0000025a02895a80_0 .net "rs2", 4 0, L_0000025a028f8440;  1 drivers
v0000025a02894c20_0 .var "zero_flag", 0 0;
S_0000025a02834b90 .scope module, "if_id_reg" "IF_ID" 2 50, 3 2 0, S_0000025a028334a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction_in";
    .port_info 2 /INPUT 8 "pc_in";
    .port_info 3 /OUTPUT 7 "ctrl";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 32 "instruction_out";
    .port_info 8 /OUTPUT 8 "pc_out";
L_0000025a028f9010 .functor BUFZ 7, v0000025a02824730_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0000025a028f8ec0 .functor BUFZ 5, v0000025a028894e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000025a028f8ad0 .functor BUFZ 5, v0000025a028891c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0000025a028f8440 .functor BUFZ 5, v0000025a02888ae0_0, C4<00000>, C4<00000>, C4<00000>;
v0000025a028235b0_0 .net "clk", 0 0, v0000025a02895ee0_0;  1 drivers
v0000025a02823dd0_0 .net "ctrl", 6 0, L_0000025a028f9010;  alias, 1 drivers
v0000025a02824730_0 .var "ctrl_reg", 6 0;
v0000025a0281f210_0 .net "instruction_in", 31 0, L_0000025a02896480;  alias, 1 drivers
v0000025a0281f670_0 .var "instruction_out", 31 0;
v0000025a0281f350_0 .net "pc_in", 7 0, v0000025a028953a0_0;  alias, 1 drivers
v0000025a0281f530_0 .var "pc_out", 7 0;
v0000025a0281f8f0_0 .net "rd", 4 0, L_0000025a028f8ec0;  alias, 1 drivers
v0000025a028894e0_0 .var "rd_reg", 4 0;
v0000025a02887d20_0 .net "rs1", 4 0, L_0000025a028f8ad0;  alias, 1 drivers
v0000025a028891c0_0 .var "rs1_reg", 4 0;
v0000025a02888e00_0 .net "rs2", 4 0, L_0000025a028f8440;  alias, 1 drivers
v0000025a02888ae0_0 .var "rs2_reg", 4 0;
E_0000025a02829520 .event posedge, v0000025a028235b0_0;
S_0000025a027f5dc0 .scope module, "inst_mem" "insmem" 2 35, 4 3 0, S_0000025a028334a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "curr_addr";
    .port_info 1 /OUTPUT 32 "instruction";
v0000025a02888f40_0 .net *"_ivl_0", 7 0, L_0000025a02896340;  1 drivers
v0000025a02889120_0 .net *"_ivl_10", 7 0, L_0000025a02896840;  1 drivers
v0000025a02889260_0 .net *"_ivl_12", 31 0, L_0000025a02894f40;  1 drivers
L_0000025a028b0118 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a02887fa0_0 .net *"_ivl_15", 23 0, L_0000025a028b0118;  1 drivers
L_0000025a028b0160 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000025a02887f00_0 .net/2u *"_ivl_16", 31 0, L_0000025a028b0160;  1 drivers
v0000025a02888680_0 .net *"_ivl_18", 31 0, L_0000025a02895300;  1 drivers
v0000025a02887dc0_0 .net *"_ivl_2", 31 0, L_0000025a02894cc0;  1 drivers
v0000025a02889760_0 .net *"_ivl_20", 7 0, L_0000025a02895800;  1 drivers
v0000025a02888220_0 .net *"_ivl_22", 31 0, L_0000025a028962a0;  1 drivers
L_0000025a028b01a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a028896c0_0 .net *"_ivl_25", 23 0, L_0000025a028b01a8;  1 drivers
L_0000025a028b01f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025a02887c80_0 .net/2u *"_ivl_26", 31 0, L_0000025a028b01f0;  1 drivers
v0000025a028885e0_0 .net *"_ivl_28", 31 0, L_0000025a02894fe0;  1 drivers
v0000025a028880e0_0 .net *"_ivl_30", 7 0, L_0000025a028963e0;  1 drivers
v0000025a02888ea0_0 .net *"_ivl_32", 9 0, L_0000025a02895d00;  1 drivers
L_0000025a028b0238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025a02887be0_0 .net *"_ivl_35", 1 0, L_0000025a028b0238;  1 drivers
L_0000025a028b0088 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025a02888720_0 .net *"_ivl_5", 23 0, L_0000025a028b0088;  1 drivers
L_0000025a028b00d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000025a02889300_0 .net/2u *"_ivl_6", 31 0, L_0000025a028b00d0;  1 drivers
v0000025a02888180_0 .net *"_ivl_8", 31 0, L_0000025a028967a0;  1 drivers
v0000025a028899e0_0 .net "curr_addr", 7 0, v0000025a028953a0_0;  alias, 1 drivers
v0000025a02889800_0 .net "instruction", 31 0, L_0000025a02896480;  alias, 1 drivers
v0000025a02887e60 .array "memory", 255 0, 7 0;
L_0000025a02896340 .array/port v0000025a02887e60, L_0000025a028967a0;
L_0000025a02894cc0 .concat [ 8 24 0 0], v0000025a028953a0_0, L_0000025a028b0088;
L_0000025a028967a0 .arith/sum 32, L_0000025a02894cc0, L_0000025a028b00d0;
L_0000025a02896840 .array/port v0000025a02887e60, L_0000025a02895300;
L_0000025a02894f40 .concat [ 8 24 0 0], v0000025a028953a0_0, L_0000025a028b0118;
L_0000025a02895300 .arith/sum 32, L_0000025a02894f40, L_0000025a028b0160;
L_0000025a02895800 .array/port v0000025a02887e60, L_0000025a02894fe0;
L_0000025a028962a0 .concat [ 8 24 0 0], v0000025a028953a0_0, L_0000025a028b01a8;
L_0000025a02894fe0 .arith/sum 32, L_0000025a028962a0, L_0000025a028b01f0;
L_0000025a028963e0 .array/port v0000025a02887e60, L_0000025a02895d00;
L_0000025a02895d00 .concat [ 8 2 0 0], v0000025a028953a0_0, L_0000025a028b0238;
L_0000025a02896480 .concat [ 8 8 8 8], L_0000025a028963e0, L_0000025a02895800, L_0000025a02896840, L_0000025a02896340;
S_0000025a027f5f50 .scope module, "pc_adder" "pc_increment" 2 41, 5 35 0, S_0000025a028334a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "curr_addr";
    .port_info 1 /INPUT 8 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /OUTPUT 8 "address_out";
L_0000025a028f9080 .functor AND 1, v0000025a02895940_0, v0000025a02894c20_0, C4<1>, C4<1>;
v0000025a0288b770_0 .net "PCsrc", 0 0, L_0000025a028f9080;  1 drivers
v0000025a0288a050_0 .net "address_out", 7 0, L_0000025a028abcb0;  alias, 1 drivers
v0000025a0288b810_0 .net "branch", 0 0, v0000025a02895940_0;  1 drivers
v0000025a0288a2d0_0 .net/s "branch_target", 7 0, v0000025a028954e0_0;  1 drivers
v0000025a0288ac30_0 .net/s "curr_addr", 7 0, v0000025a028953a0_0;  alias, 1 drivers
v0000025a02895c60_0 .net "pc_plus_4", 7 0, L_0000025a028ac4d0;  1 drivers
v0000025a02895580_0 .net "zero_flag", 0 0, v0000025a02894c20_0;  1 drivers
L_0000025a028abcb0 .functor MUXZ 8, L_0000025a028ac4d0, v0000025a028954e0_0, L_0000025a028f9080, C4<>;
S_0000025a027fd070 .scope module, "add_inst" "ADD4" 5 47, 5 15 0, S_0000025a027f5f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "rs1";
    .port_info 1 /OUTPUT 8 "rd";
L_0000025a028b02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000025a0288b4f0_0 .net/2u *"_ivl_62", 0 0, L_0000025a028b02c8;  1 drivers
v0000025a02889f10_0 .net "carry", 8 0, L_0000025a028ac2f0;  1 drivers
v0000025a0288b630_0 .net/s "rd", 7 0, L_0000025a028ac4d0;  alias, 1 drivers
v0000025a0288b590_0 .net/s "rs1", 7 0, v0000025a028953a0_0;  alias, 1 drivers
L_0000025a028b0280 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0000025a0288b6d0_0 .net "rs2", 7 0, L_0000025a028b0280;  1 drivers
L_0000025a02895b20 .part v0000025a028953a0_0, 0, 1;
L_0000025a028959e0 .part L_0000025a028b0280, 0, 1;
L_0000025a02895bc0 .part L_0000025a028ac2f0, 0, 1;
L_0000025a02895080 .part v0000025a028953a0_0, 1, 1;
L_0000025a02895120 .part L_0000025a028b0280, 1, 1;
L_0000025a02894d60 .part L_0000025a028ac2f0, 1, 1;
L_0000025a02895e40 .part v0000025a028953a0_0, 2, 1;
L_0000025a02896980 .part L_0000025a028b0280, 2, 1;
L_0000025a02896520 .part L_0000025a028ac2f0, 2, 1;
L_0000025a028965c0 .part v0000025a028953a0_0, 3, 1;
L_0000025a02896660 .part L_0000025a028b0280, 3, 1;
L_0000025a028956c0 .part L_0000025a028ac2f0, 3, 1;
L_0000025a02896700 .part v0000025a028953a0_0, 4, 1;
L_0000025a02894ea0 .part L_0000025a028b0280, 4, 1;
L_0000025a028951c0 .part L_0000025a028ac2f0, 4, 1;
L_0000025a02895260 .part v0000025a028953a0_0, 5, 1;
L_0000025a02895620 .part L_0000025a028b0280, 5, 1;
L_0000025a02895760 .part L_0000025a028ac2f0, 5, 1;
L_0000025a028abad0 .part v0000025a028953a0_0, 6, 1;
L_0000025a028aca70 .part L_0000025a028b0280, 6, 1;
L_0000025a028ac070 .part L_0000025a028ac2f0, 6, 1;
L_0000025a028ac250 .part v0000025a028953a0_0, 7, 1;
L_0000025a028ab030 .part L_0000025a028b0280, 7, 1;
L_0000025a028aad10 .part L_0000025a028ac2f0, 7, 1;
LS_0000025a028ac4d0_0_0 .concat8 [ 1 1 1 1], L_0000025a0281ca30, L_0000025a028a80f0, L_0000025a028a8a90, L_0000025a028a8400;
LS_0000025a028ac4d0_0_4 .concat8 [ 1 1 1 1], L_0000025a028a85c0, L_0000025a028a8010, L_0000025a028a84e0, L_0000025a028a8550;
L_0000025a028ac4d0 .concat8 [ 4 4 0 0], LS_0000025a028ac4d0_0_0, LS_0000025a028ac4d0_0_4;
LS_0000025a028ac2f0_0_0 .concat8 [ 1 1 1 1], L_0000025a028b02c8, L_0000025a028a81d0, L_0000025a028a7d70, L_0000025a028a8240;
LS_0000025a028ac2f0_0_4 .concat8 [ 1 1 1 1], L_0000025a028a8630, L_0000025a028a87f0, L_0000025a028a8470, L_0000025a028a89b0;
LS_0000025a028ac2f0_0_8 .concat8 [ 1 0 0 0], L_0000025a028f8de0;
L_0000025a028ac2f0 .concat8 [ 4 4 1 0], LS_0000025a028ac2f0_0_0, LS_0000025a028ac2f0_0_4, LS_0000025a028ac2f0_0_8;
S_0000025a027fd200 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_0000025a027fd070;
 .timescale 0 0;
P_0000025a02829060 .param/l "i" 0 5 28, +C4<00>;
S_0000025a027ae340 .scope module, "fa1_inst" "fa1" 5 29, 5 1 0, S_0000025a027fd200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000025a0281ca30 .functor XOR 1, L_0000025a02895b20, L_0000025a028959e0, L_0000025a02895bc0, C4<0>;
L_0000025a0281caa0 .functor AND 1, L_0000025a02895b20, L_0000025a028959e0, C4<1>, C4<1>;
L_0000025a02809ae0 .functor AND 1, L_0000025a028959e0, L_0000025a02895bc0, C4<1>, C4<1>;
L_0000025a02809b50 .functor AND 1, L_0000025a02895bc0, L_0000025a02895b20, C4<1>, C4<1>;
L_0000025a028a81d0 .functor OR 1, L_0000025a0281caa0, L_0000025a02809ae0, L_0000025a02809b50, C4<0>;
v0000025a028887c0_0 .net/s "a", 0 0, L_0000025a02895b20;  1 drivers
v0000025a02888b80_0 .net/s "b", 0 0, L_0000025a028959e0;  1 drivers
v0000025a02889620_0 .net/s "c", 0 0, L_0000025a02895bc0;  1 drivers
v0000025a028898a0_0 .net/s "carry", 0 0, L_0000025a028a81d0;  1 drivers
v0000025a02888fe0_0 .net "d", 0 0, L_0000025a0281caa0;  1 drivers
v0000025a02889080_0 .net "e", 0 0, L_0000025a02809ae0;  1 drivers
v0000025a02888040_0 .net "f", 0 0, L_0000025a02809b50;  1 drivers
v0000025a02888860_0 .net/s "sum", 0 0, L_0000025a0281ca30;  1 drivers
S_0000025a027ae4d0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_0000025a027fd070;
 .timescale 0 0;
P_0000025a028298e0 .param/l "i" 0 5 28, +C4<01>;
S_0000025a027ffa70 .scope module, "fa1_inst" "fa1" 5 29, 5 1 0, S_0000025a027ae4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000025a028a80f0 .functor XOR 1, L_0000025a02895080, L_0000025a02895120, L_0000025a02894d60, C4<0>;
L_0000025a028a88d0 .functor AND 1, L_0000025a02895080, L_0000025a02895120, C4<1>, C4<1>;
L_0000025a028a7c90 .functor AND 1, L_0000025a02895120, L_0000025a02894d60, C4<1>, C4<1>;
L_0000025a028a7e50 .functor AND 1, L_0000025a02894d60, L_0000025a02895080, C4<1>, C4<1>;
L_0000025a028a7d70 .functor OR 1, L_0000025a028a88d0, L_0000025a028a7c90, L_0000025a028a7e50, C4<0>;
v0000025a02889940_0 .net/s "a", 0 0, L_0000025a02895080;  1 drivers
v0000025a028893a0_0 .net/s "b", 0 0, L_0000025a02895120;  1 drivers
v0000025a028882c0_0 .net/s "c", 0 0, L_0000025a02894d60;  1 drivers
v0000025a02888900_0 .net/s "carry", 0 0, L_0000025a028a7d70;  1 drivers
v0000025a02888540_0 .net "d", 0 0, L_0000025a028a88d0;  1 drivers
v0000025a02888360_0 .net "e", 0 0, L_0000025a028a7c90;  1 drivers
v0000025a02889440_0 .net "f", 0 0, L_0000025a028a7e50;  1 drivers
v0000025a028884a0_0 .net/s "sum", 0 0, L_0000025a028a80f0;  1 drivers
S_0000025a027ffc00 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_0000025a027fd070;
 .timescale 0 0;
P_0000025a028293a0 .param/l "i" 0 5 28, +C4<010>;
S_0000025a027f8ee0 .scope module, "fa1_inst" "fa1" 5 29, 5 1 0, S_0000025a027ffc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000025a028a8a90 .functor XOR 1, L_0000025a02895e40, L_0000025a02896980, L_0000025a02896520, C4<0>;
L_0000025a028a8080 .functor AND 1, L_0000025a02895e40, L_0000025a02896980, C4<1>, C4<1>;
L_0000025a028a7ec0 .functor AND 1, L_0000025a02896980, L_0000025a02896520, C4<1>, C4<1>;
L_0000025a028a8160 .functor AND 1, L_0000025a02896520, L_0000025a02895e40, C4<1>, C4<1>;
L_0000025a028a8240 .functor OR 1, L_0000025a028a8080, L_0000025a028a7ec0, L_0000025a028a8160, C4<0>;
v0000025a02887b40_0 .net/s "a", 0 0, L_0000025a02895e40;  1 drivers
v0000025a02889580_0 .net/s "b", 0 0, L_0000025a02896980;  1 drivers
v0000025a02888400_0 .net/s "c", 0 0, L_0000025a02896520;  1 drivers
v0000025a028889a0_0 .net/s "carry", 0 0, L_0000025a028a8240;  1 drivers
v0000025a02888a40_0 .net "d", 0 0, L_0000025a028a8080;  1 drivers
v0000025a02888c20_0 .net "e", 0 0, L_0000025a028a7ec0;  1 drivers
v0000025a02888cc0_0 .net "f", 0 0, L_0000025a028a8160;  1 drivers
v0000025a02888d60_0 .net/s "sum", 0 0, L_0000025a028a8a90;  1 drivers
S_0000025a027f9070 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_0000025a027fd070;
 .timescale 0 0;
P_0000025a02829320 .param/l "i" 0 5 28, +C4<011>;
S_0000025a027c2830 .scope module, "fa1_inst" "fa1" 5 29, 5 1 0, S_0000025a027f9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000025a028a8400 .functor XOR 1, L_0000025a028965c0, L_0000025a02896660, L_0000025a028956c0, C4<0>;
L_0000025a028a8320 .functor AND 1, L_0000025a028965c0, L_0000025a02896660, C4<1>, C4<1>;
L_0000025a028a7fa0 .functor AND 1, L_0000025a02896660, L_0000025a028956c0, C4<1>, C4<1>;
L_0000025a028a7bb0 .functor AND 1, L_0000025a028956c0, L_0000025a028965c0, C4<1>, C4<1>;
L_0000025a028a8630 .functor OR 1, L_0000025a028a8320, L_0000025a028a7fa0, L_0000025a028a7bb0, C4<0>;
v0000025a0288af50_0 .net/s "a", 0 0, L_0000025a028965c0;  1 drivers
v0000025a0288a5f0_0 .net/s "b", 0 0, L_0000025a02896660;  1 drivers
v0000025a0288b130_0 .net/s "c", 0 0, L_0000025a028956c0;  1 drivers
v0000025a0288a0f0_0 .net/s "carry", 0 0, L_0000025a028a8630;  1 drivers
v0000025a0288a230_0 .net "d", 0 0, L_0000025a028a8320;  1 drivers
v0000025a0288b270_0 .net "e", 0 0, L_0000025a028a7fa0;  1 drivers
v0000025a0288b310_0 .net "f", 0 0, L_0000025a028a7bb0;  1 drivers
v0000025a02889e70_0 .net/s "sum", 0 0, L_0000025a028a8400;  1 drivers
S_0000025a027c29c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_0000025a027fd070;
 .timescale 0 0;
P_0000025a028296a0 .param/l "i" 0 5 28, +C4<0100>;
S_0000025a0282dd30 .scope module, "fa1_inst" "fa1" 5 29, 5 1 0, S_0000025a027c29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000025a028a85c0 .functor XOR 1, L_0000025a02896700, L_0000025a02894ea0, L_0000025a028951c0, C4<0>;
L_0000025a028a82b0 .functor AND 1, L_0000025a02896700, L_0000025a02894ea0, C4<1>, C4<1>;
L_0000025a028a8710 .functor AND 1, L_0000025a02894ea0, L_0000025a028951c0, C4<1>, C4<1>;
L_0000025a028a7c20 .functor AND 1, L_0000025a028951c0, L_0000025a02896700, C4<1>, C4<1>;
L_0000025a028a87f0 .functor OR 1, L_0000025a028a82b0, L_0000025a028a8710, L_0000025a028a7c20, C4<0>;
v0000025a0288a550_0 .net/s "a", 0 0, L_0000025a02896700;  1 drivers
v0000025a0288b8b0_0 .net/s "b", 0 0, L_0000025a02894ea0;  1 drivers
v0000025a0288a190_0 .net/s "c", 0 0, L_0000025a028951c0;  1 drivers
v0000025a0288aa50_0 .net/s "carry", 0 0, L_0000025a028a87f0;  1 drivers
v0000025a0288b950_0 .net "d", 0 0, L_0000025a028a82b0;  1 drivers
v0000025a0288a870_0 .net "e", 0 0, L_0000025a028a8710;  1 drivers
v0000025a0288ad70_0 .net "f", 0 0, L_0000025a028a7c20;  1 drivers
v0000025a0288aff0_0 .net/s "sum", 0 0, L_0000025a028a85c0;  1 drivers
S_0000025a0282dec0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_0000025a027fd070;
 .timescale 0 0;
P_0000025a02828ea0 .param/l "i" 0 5 28, +C4<0101>;
S_0000025a0282e050 .scope module, "fa1_inst" "fa1" 5 29, 5 1 0, S_0000025a0282dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000025a028a8010 .functor XOR 1, L_0000025a02895260, L_0000025a02895620, L_0000025a02895760, C4<0>;
L_0000025a028a8860 .functor AND 1, L_0000025a02895260, L_0000025a02895620, C4<1>, C4<1>;
L_0000025a028a8390 .functor AND 1, L_0000025a02895620, L_0000025a02895760, C4<1>, C4<1>;
L_0000025a028a7d00 .functor AND 1, L_0000025a02895760, L_0000025a02895260, C4<1>, C4<1>;
L_0000025a028a8470 .functor OR 1, L_0000025a028a8860, L_0000025a028a8390, L_0000025a028a7d00, C4<0>;
v0000025a0288ae10_0 .net/s "a", 0 0, L_0000025a02895260;  1 drivers
v0000025a0288b9f0_0 .net/s "b", 0 0, L_0000025a02895620;  1 drivers
v0000025a0288aaf0_0 .net/s "c", 0 0, L_0000025a02895760;  1 drivers
v0000025a0288ab90_0 .net/s "carry", 0 0, L_0000025a028a8470;  1 drivers
v0000025a02889bf0_0 .net "d", 0 0, L_0000025a028a8860;  1 drivers
v0000025a0288a910_0 .net "e", 0 0, L_0000025a028a8390;  1 drivers
v0000025a0288a690_0 .net "f", 0 0, L_0000025a028a7d00;  1 drivers
v0000025a0288a4b0_0 .net/s "sum", 0 0, L_0000025a028a8010;  1 drivers
S_0000025a02893b70 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_0000025a027fd070;
 .timescale 0 0;
P_0000025a028297a0 .param/l "i" 0 5 28, +C4<0110>;
S_0000025a028947f0 .scope module, "fa1_inst" "fa1" 5 29, 5 1 0, S_0000025a02893b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000025a028a84e0 .functor XOR 1, L_0000025a028abad0, L_0000025a028aca70, L_0000025a028ac070, C4<0>;
L_0000025a028a8940 .functor AND 1, L_0000025a028abad0, L_0000025a028aca70, C4<1>, C4<1>;
L_0000025a028a86a0 .functor AND 1, L_0000025a028aca70, L_0000025a028ac070, C4<1>, C4<1>;
L_0000025a028a8780 .functor AND 1, L_0000025a028ac070, L_0000025a028abad0, C4<1>, C4<1>;
L_0000025a028a89b0 .functor OR 1, L_0000025a028a8940, L_0000025a028a86a0, L_0000025a028a8780, C4<0>;
v0000025a02889b50_0 .net/s "a", 0 0, L_0000025a028abad0;  1 drivers
v0000025a0288b3b0_0 .net/s "b", 0 0, L_0000025a028aca70;  1 drivers
v0000025a0288a730_0 .net/s "c", 0 0, L_0000025a028ac070;  1 drivers
v0000025a02889c90_0 .net/s "carry", 0 0, L_0000025a028a89b0;  1 drivers
v0000025a0288a7d0_0 .net "d", 0 0, L_0000025a028a8940;  1 drivers
v0000025a0288b090_0 .net "e", 0 0, L_0000025a028a86a0;  1 drivers
v0000025a0288acd0_0 .net "f", 0 0, L_0000025a028a8780;  1 drivers
v0000025a0288a9b0_0 .net/s "sum", 0 0, L_0000025a028a84e0;  1 drivers
S_0000025a02894340 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_0000025a027fd070;
 .timescale 0 0;
P_0000025a028299e0 .param/l "i" 0 5 28, +C4<0111>;
S_0000025a028944d0 .scope module, "fa1_inst" "fa1" 5 29, 5 1 0, S_0000025a02894340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry";
L_0000025a028a8550 .functor XOR 1, L_0000025a028ac250, L_0000025a028ab030, L_0000025a028aad10, C4<0>;
L_0000025a028a8a20 .functor AND 1, L_0000025a028ac250, L_0000025a028ab030, C4<1>, C4<1>;
L_0000025a028a7de0 .functor AND 1, L_0000025a028ab030, L_0000025a028aad10, C4<1>, C4<1>;
L_0000025a028a7f30 .functor AND 1, L_0000025a028aad10, L_0000025a028ac250, C4<1>, C4<1>;
L_0000025a028f8de0 .functor OR 1, L_0000025a028a8a20, L_0000025a028a7de0, L_0000025a028a7f30, C4<0>;
v0000025a02889d30_0 .net/s "a", 0 0, L_0000025a028ac250;  1 drivers
v0000025a0288b1d0_0 .net/s "b", 0 0, L_0000025a028ab030;  1 drivers
v0000025a02889fb0_0 .net/s "c", 0 0, L_0000025a028aad10;  1 drivers
v0000025a0288aeb0_0 .net/s "carry", 0 0, L_0000025a028f8de0;  1 drivers
v0000025a0288b450_0 .net "d", 0 0, L_0000025a028a8a20;  1 drivers
v0000025a0288a370_0 .net "e", 0 0, L_0000025a028a7de0;  1 drivers
v0000025a0288a410_0 .net "f", 0 0, L_0000025a028a7f30;  1 drivers
v0000025a02889dd0_0 .net/s "sum", 0 0, L_0000025a028a8550;  1 drivers
S_0000025a02894020 .scope module, "pc_inst" "program_counter" 2 28, 6 1 0, S_0000025a028334a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "next_addr";
    .port_info 2 /OUTPUT 8 "curr_addr";
v0000025a028953a0_0 .var/s "PC", 7 0;
v0000025a02895da0_0 .net "clk", 0 0, v0000025a02895ee0_0;  alias, 1 drivers
v0000025a028968e0_0 .net "curr_addr", 7 0, v0000025a028953a0_0;  alias, 1 drivers
v0000025a02895440_0 .net/s "next_addr", 7 0, L_0000025a028abcb0;  alias, 1 drivers
    .scope S_0000025a02894020;
T_0 ;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0000025a028953a0_0, 0, 8;
    %vpi_call 6 11 "$display", "PC updated to %d", v0000025a028953a0_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000025a02894020;
T_1 ;
    %wait E_0000025a02829520;
    %load/vec4 v0000025a02895440_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0000025a02895440_0;
    %store/vec4 v0000025a028953a0_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025a028953a0_0, 0, 8;
T_1.1 ;
    %vpi_call 6 19 "$display", "----------------------------------------------------------" {0 0 0};
    %vpi_call 6 20 "$display", "\012 \012PC updated to %d", v0000025a028953a0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0000025a027f5dc0;
T_2 ;
    %vpi_call 4 12 "$readmemh", "../Instructions.mem", v0000025a02887e60 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000025a02834b90;
T_3 ;
    %wait E_0000025a02829520;
    %load/vec4 v0000025a0281f210_0;
    %assign/vec4 v0000025a0281f670_0, 0;
    %load/vec4 v0000025a0281f350_0;
    %assign/vec4 v0000025a0281f530_0, 0;
    %load/vec4 v0000025a0281f210_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0000025a02824730_0, 0;
    %load/vec4 v0000025a0281f210_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0000025a028894e0_0, 0;
    %load/vec4 v0000025a0281f210_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0000025a028891c0_0, 0;
    %load/vec4 v0000025a0281f210_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0000025a02888ae0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025a02834b90;
T_4 ;
    %wait E_0000025a02829520;
    %load/vec4 v0000025a02824730_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %vpi_call 3 68 "$display", "\012 --> IF/ID Reg: Undefined opcode: %b", v0000025a02824730_0 {0 0 0};
    %jmp T_4.6;
T_4.0 ;
    %vpi_call 3 47 "$display", "\012 --> IF/ID Reg: R-format with opcode 0110011" {0 0 0};
    %jmp T_4.6;
T_4.1 ;
    %vpi_call 3 51 "$display", "\012 --> IF/ID Reg: I-format with opcode 0010011" {0 0 0};
    %load/vec4 v0000025a0281f670_0;
    %parti/s 12, 20, 6;
    %load/vec4 v0000025a0281f670_0;
    %parti/s 12, 20, 6;
    %vpi_call 3 52 "$display", "adding rs1=%d with imm=%d in rd=%d \011 \011 x%d = x%d + %d", v0000025a02887d20_0, S<1,vec4,s12>, v0000025a0281f8f0_0, v0000025a0281f8f0_0, v0000025a02887d20_0, S<0,vec4,s12> {2 0 0};
    %jmp T_4.6;
T_4.2 ;
    %vpi_call 3 55 "$display", "\012 --> IF/ID Reg: Load with opcode 0000011" {0 0 0};
    %load/vec4 v0000025a0281f670_0;
    %parti/s 12, 20, 6;
    %vpi_call 3 56 "$display", "loading from 'address in rs1'=%d with offset imm= %d in rd=%d", v0000025a02887d20_0, S<0,vec4,s12>, v0000025a0281f8f0_0 {1 0 0};
    %jmp T_4.6;
T_4.3 ;
    %vpi_call 3 59 "$display", "\012 --> IF/ID Reg: Store with opcode 0100011" {0 0 0};
    %load/vec4 v0000025a0281f670_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0000025a0281f670_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025a0281f670_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 60 "$display", "storing to 'address in rs1'=%d with offset imm= %d from rs2=%d", v0000025a02887d20_0, S<0,vec4,s64>, v0000025a02888e00_0 {1 0 0};
    %jmp T_4.6;
T_4.4 ;
    %vpi_call 3 63 "$display", "\012 --> IF/ID Reg: Branch with opcode 1100011" {0 0 0};
    %load/vec4 v0000025a0281f670_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0000025a0281f670_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025a0281f670_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025a0281f670_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025a0281f670_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 64 "$display", "branching if rs1=%d is equal to rs2=%d to PC = %d + 2*imm= %d", v0000025a02887d20_0, v0000025a02888e00_0, v0000025a0281f530_0, S<0,vec4,s64> {1 0 0};
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025a028334a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a02895ee0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000025a02895ee0_0;
    %inv;
    %store/vec4 v0000025a02895ee0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000025a028334a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a02895940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a02894c20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000025a028954e0_0, 0, 8;
    %vpi_call 2 80 "$display", "Time\011PC\011Instruction\011Next PC" {0 0 0};
    %vpi_call 2 81 "$display", "-----------------------------------------" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 86 "$display", "\012IF/ID Register Final State:" {0 0 0};
    %vpi_call 2 87 "$display", "PC_out: %d, Instruction: %h", v0000025a02894b80_0, v0000025a02896020_0 {0 0 0};
    %vpi_call 2 88 "$display", "Control: %b, rd: %d, rs1: %d, rs2: %d", v0000025a02895f80_0, v0000025a02896160_0, v0000025a028960c0_0, v0000025a02895a80_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000025a028334a0;
T_7 ;
    %wait E_0000025a02829520;
    %delay 1000, 0;
    %vpi_call 2 96 "$display", "%0t\011%d\0110x%h\011%d", $time, v0000025a02896a20_0, v0000025a02894e00_0, v0000025a02896200_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0000025a028334a0;
T_8 ;
    %vpi_func 2 102 "$fopen" 32, "../Instructions.mem", "r" {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %vpi_call 2 103 "$display", "ERROR: Instructions.mem file not found!" {0 0 0};
    %vpi_call 2 104 "$finish" {0 0 0};
T_8.0 ;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "insmemtb.v";
    "./../Registers/IF_ID.v";
    "./Instruction_mem.v";
    "./pc_increment.v";
    "./pc.v";
