---
id: ISO/IEC13213-1994
type: standard
schema_version: v1.4.1
title:
- language: en
  script: Latn
  content: Information technology
  type: title-intro
  format: text/plain
- language: en
  script: Latn
  content: Microprocessor systems
  type: title-main
  format: text/plain
- language: en
  script: Latn
  content: Control and Status Registers (CSR) Architecture for microcomputer buses
  type: title-part
  format: text/plain
- language: en
  script: Latn
  content: Information technology - Microprocessor systems - Control and Status Registers
    (CSR) Architecture for microcomputer buses
  type: main
  format: text/plain
- language: fr
  script: Latn
  content: Technologies de l'information
  type: title-intro
  format: text/plain
- language: fr
  script: Latn
  content: Systèmes à microprocesseurs
  type: title-main
  format: text/plain
- language: fr
  script: Latn
  content: Architecture des registres de commande et d'état pour bus de micro-ordinateur
  type: title-part
  format: text/plain
- language: fr
  script: Latn
  content: Technologies de l'information - Systèmes à microprocesseurs - Architecture
    des registres de commande et d'état pour bus de micro-ordinateur
  type: main
  format: text/plain
source:
- type: src
  content: https://www.iso.org/standard/21416.html
- type: obp
  content: https://www.iso.org/obp/ui/en/#!iso:std:21416:en
- type: rss
  content: https://www.iso.org/contents/data/standard/02/14/21416.detail.rss
docidentifier:
- content: ISO/IEC 13213:1994
  type: ISO
  primary: true
- content: ISO/IEC 13213:1994(E)
  type: iso-reference
- content: urn:iso:std:iso-iec:13213:stage-90.93
  type: URN
docnumber: '13213'
date:
- type: published
  at: 1994-10
contributor:
- role:
  - type: publisher
  organization:
    uri:
    - content: www.iso.org
    name:
    - content: International Organization for Standardization
    abbreviation:
      content: ISO
- role:
  - type: publisher
  organization:
    uri:
    - content: www.iec.ch
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
edition:
  content: '1'
language:
- en
- fr
script:
- Latn
abstract:
- language: en
  script: Latn
  content: Defines the address-space maps, the bus transaction sets, and the node's
    CSRs. Includes the format and content of the configuration ROM on the node providing
    the parameters necessary to autoconfigure systems with nonprocessor nodes provided
    by multiple vendors. The annexes provide background for understanding the usage
    of this CSR Archtecture specification.
- language: fr
  script: Latn
  content: Defines the address-space maps, the bus transaction sets, and the node's
    CSRs. Includes the format and content of the configuration ROM on the node providing
    the parameters necessary to autoconfigure systems with nonprocessor nodes provided
    by multiple vendors. The annexes provide background for understanding the usage
    of this CSR Archtecture specification.
status:
  stage:
    content: '90'
  substage:
    content: '93'
copyright:
- from: '1994'
  owner:
  - organization:
      name:
      - content: ISO/IEC
place:
- formatted_place: Geneva
ext:
  schema_version: v1.0.5
  doctype:
    content: international-standard
  flavor: iso
  editorialgroup:
    technical_committee:
    - number: 1
      type: IEC
      identifier: ISO/IEC JTC 1/SC 25
      content: Interconnection of information technology equipment
  ics:
  - code: '35.160'
    text: Microprocessor systems
  structuredidentifier:
    type: ISO
    project_number:
      content: '21416'
