
****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1347.137 ; gain = 0.023 ; free physical = 2107 ; free virtual = 18504
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41131
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.031 ; gain = 378.801 ; free physical = 1193 ; free virtual = 17588
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.000 ; gain = 464.770 ; free physical = 1082 ; free virtual = 17479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.844 ; gain = 479.613 ; free physical = 1082 ; free virtual = 17479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.844 ; gain = 479.613 ; free physical = 1082 ; free virtual = 17479
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2118.844 ; gain = 0.000 ; free physical = 1082 ; free virtual = 17478
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.578 ; gain = 0.000 ; free physical = 1065 ; free virtual = 17461
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2226.578 ; gain = 0.000 ; free physical = 1064 ; free virtual = 17461
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 1015 ; free virtual = 17412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 1015 ; free virtual = 17412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 1015 ; free virtual = 17412
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 1008 ; free virtual = 17407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 881 ; free virtual = 17281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 828 ; free virtual = 17231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 822 ; free virtual = 17224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 842 ; free virtual = 17244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 853 ; free virtual = 17256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 853 ; free virtual = 17256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 874 ; free virtual = 17277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 874 ; free virtual = 17277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 875 ; free virtual = 17277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 875 ; free virtual = 17277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.578 ; gain = 587.348 ; free physical = 875 ; free virtual = 17277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2226.578 ; gain = 479.613 ; free physical = 874 ; free virtual = 17276
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.586 ; gain = 587.348 ; free physical = 874 ; free virtual = 17276
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2226.586 ; gain = 0.000 ; free physical = 1188 ; free virtual = 17591
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.586 ; gain = 0.000 ; free physical = 1186 ; free virtual = 17588
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2226.586 ; gain = 879.449 ; free physical = 1186 ; free virtual = 17588
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1977.568; main = 1694.590; forked = 419.289
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3230.016; main = 2226.582; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2500.059 ; gain = 68.641 ; free physical = 1053 ; free virtual = 17455

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2500.059 ; gain = 0.000 ; free physical = 1053 ; free virtual = 17455

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 825 ; free virtual = 17227
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 825 ; free virtual = 17227
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 824 ; free virtual = 17226
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 826 ; free virtual = 17228

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 820 ; free virtual = 17225

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 957 ; free virtual = 17362

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 957 ; free virtual = 17362
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 957 ; free virtual = 17362
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 957 ; free virtual = 17362

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 954 ; free virtual = 17359

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 954 ; free virtual = 17359

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 954 ; free virtual = 17359

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 954 ; free virtual = 17359

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 955 ; free virtual = 17360

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 954 ; free virtual = 17360

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 954 ; free virtual = 17360
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 954 ; free virtual = 17360

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 971 ; free virtual = 17376
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17374
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 968 ; free virtual = 17373
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.914 ; gain = 18.855 ; free physical = 878 ; free virtual = 17285

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.914 ; gain = 18.855 ; free physical = 878 ; free virtual = 17284

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2716.914 ; gain = 18.855 ; free physical = 878 ; free virtual = 17284
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.633 ; gain = 33.574 ; free physical = 853 ; free virtual = 17259
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 850 ; free virtual = 17256

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 850 ; free virtual = 17256
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 848 ; free virtual = 17254

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 847 ; free virtual = 17250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 846 ; free virtual = 17249

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 846 ; free virtual = 17249
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 930 ; free virtual = 17331

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 930 ; free virtual = 17331

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2734.633 ; gain = 36.574 ; free physical = 930 ; free virtual = 17331
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 11:44:06 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.105 ; gain = 0.023 ; free physical = 2341 ; free virtual = 18755
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.969 ; gain = 377.801 ; free physical = 1415 ; free virtual = 17828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.906 ; gain = 463.738 ; free physical = 1303 ; free virtual = 17718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.719 ; gain = 481.551 ; free physical = 1303 ; free virtual = 17718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.719 ; gain = 481.551 ; free physical = 1303 ; free virtual = 17718
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2121.719 ; gain = 0.000 ; free physical = 1303 ; free virtual = 17718
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.453 ; gain = 0.000 ; free physical = 1288 ; free virtual = 17703
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2225.453 ; gain = 0.000 ; free physical = 1288 ; free virtual = 17703
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1286 ; free virtual = 17700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1286 ; free virtual = 17700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1286 ; free virtual = 17700
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1282 ; free virtual = 17698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1268 ; free virtual = 17684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1267 ; free virtual = 17682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1267 ; free virtual = 17682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1258 ; free virtual = 17673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1258 ; free virtual = 17673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1258 ; free virtual = 17673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1258 ; free virtual = 17673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1258 ; free virtual = 17673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1258 ; free virtual = 17673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1258 ; free virtual = 17673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 1258 ; free virtual = 17673
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2225.453 ; gain = 481.551 ; free physical = 1257 ; free virtual = 17672
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.461 ; gain = 585.285 ; free physical = 1257 ; free virtual = 17672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2225.461 ; gain = 0.000 ; free physical = 1543 ; free virtual = 17958
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.461 ; gain = 0.000 ; free physical = 1542 ; free virtual = 17957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.461 ; gain = 879.355 ; free physical = 1542 ; free virtual = 17957
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1979.105; main = 1695.858; forked = 420.644
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.891; main = 2225.457; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2494.996 ; gain = 63.703 ; free physical = 1398 ; free virtual = 17814

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.996 ; gain = 0.000 ; free physical = 1398 ; free virtual = 17814

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1170 ; free virtual = 17586
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1170 ; free virtual = 17586
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1170 ; free virtual = 17586
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1170 ; free virtual = 17586
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1170 ; free virtual = 17586
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1168 ; free virtual = 17584

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1167 ; free virtual = 17583

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1167 ; free virtual = 17583

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1167 ; free virtual = 17583

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1165 ; free virtual = 17581

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1165 ; free virtual = 17581

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1165 ; free virtual = 17581
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1165 ; free virtual = 17581
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1165 ; free virtual = 17581

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1165 ; free virtual = 17581

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1165 ; free virtual = 17581

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1165 ; free virtual = 17581

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1165 ; free virtual = 17581

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.996 ; gain = 0.000 ; free physical = 1164 ; free virtual = 17580
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.852 ; gain = 18.855 ; free physical = 1082 ; free virtual = 17498

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.852 ; gain = 18.855 ; free physical = 1082 ; free virtual = 17498

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.852 ; gain = 18.855 ; free physical = 1082 ; free virtual = 17498
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2732.570 ; gain = 33.574 ; free physical = 1069 ; free virtual = 17485
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1065 ; free virtual = 17482

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1065 ; free virtual = 17482
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1065 ; free virtual = 17481

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1064 ; free virtual = 17480

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1063 ; free virtual = 17479

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1063 ; free virtual = 17479

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1063 ; free virtual = 17479
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1063 ; free virtual = 17479

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1063 ; free virtual = 17479

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.570 ; gain = 36.574 ; free physical = 1063 ; free virtual = 17479
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 11:54:14 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1347.105 ; gain = 0.023 ; free physical = 2324 ; free virtual = 18740
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44029
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.000 ; gain = 378.801 ; free physical = 1411 ; free virtual = 17826
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.938 ; gain = 464.738 ; free physical = 1300 ; free virtual = 17715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.750 ; gain = 482.551 ; free physical = 1296 ; free virtual = 17712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.750 ; gain = 482.551 ; free physical = 1296 ; free virtual = 17712
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.750 ; gain = 0.000 ; free physical = 1296 ; free virtual = 17712
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.484 ; gain = 0.000 ; free physical = 1283 ; free virtual = 17697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2226.484 ; gain = 0.000 ; free physical = 1283 ; free virtual = 17697
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1277 ; free virtual = 17691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1277 ; free virtual = 17691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1277 ; free virtual = 17691
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1273 ; free virtual = 17689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1247 ; free virtual = 17663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1245 ; free virtual = 17661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1245 ; free virtual = 17661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1238 ; free virtual = 17655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1238 ; free virtual = 17655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1238 ; free virtual = 17655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1238 ; free virtual = 17655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1238 ; free virtual = 17655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1238 ; free virtual = 17655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1238 ; free virtual = 17655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.484 ; gain = 587.285 ; free physical = 1238 ; free virtual = 17655
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2226.484 ; gain = 482.551 ; free physical = 1238 ; free virtual = 17654
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.492 ; gain = 587.285 ; free physical = 1238 ; free virtual = 17654
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2226.492 ; gain = 0.000 ; free physical = 1534 ; free virtual = 17951
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2226.492 ; gain = 0.000 ; free physical = 1529 ; free virtual = 17945
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2226.492 ; gain = 879.387 ; free physical = 1529 ; free virtual = 17945
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1971.618; main = 1693.001; forked = 420.583
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3229.918; main = 2226.488; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2498.027 ; gain = 66.703 ; free physical = 1373 ; free virtual = 17790

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.027 ; gain = 0.000 ; free physical = 1372 ; free virtual = 17790

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1145 ; free virtual = 17564
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1145 ; free virtual = 17564
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1145 ; free virtual = 17563
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1145 ; free virtual = 17563
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1128 ; free virtual = 17547
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1128 ; free virtual = 17546
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1128 ; free virtual = 17546
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1128 ; free virtual = 17546

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17542

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17542

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17542
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17542
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1120 ; free virtual = 17538
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1120 ; free virtual = 17538
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1120 ; free virtual = 17538

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17537

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1117 ; free virtual = 17536

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1117 ; free virtual = 17536
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1117 ; free virtual = 17536

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1116 ; free virtual = 17535

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1116 ; free virtual = 17535

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1116 ; free virtual = 17535

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17529

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17529

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17529
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17529
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17529

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17529

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17529

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17529

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17529

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1108 ; free virtual = 17527

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1116 ; free virtual = 17534

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1116 ; free virtual = 17534
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1116 ; free virtual = 17534

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1118 ; free virtual = 17537
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.852 ; gain = 20.824 ; free physical = 1060 ; free virtual = 17479

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.852 ; gain = 20.824 ; free physical = 1060 ; free virtual = 17479

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.852 ; gain = 20.824 ; free physical = 1060 ; free virtual = 17479
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.297 ; gain = 32.270 ; free physical = 1038 ; free virtual = 17457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1036 ; free virtual = 17455

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1036 ; free virtual = 17455
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1036 ; free virtual = 17454

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1035 ; free virtual = 17454

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1034 ; free virtual = 17454
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1034 ; free virtual = 17454

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1034 ; free virtual = 17454

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2732.297 ; gain = 34.270 ; free physical = 1034 ; free virtual = 17454
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 11:56:17 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1347.105 ; gain = 0.023 ; free physical = 2296 ; free virtual = 18715
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45276
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.000 ; gain = 378.801 ; free physical = 1375 ; free virtual = 17793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.969 ; gain = 464.770 ; free physical = 1264 ; free virtual = 17682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.781 ; gain = 482.582 ; free physical = 1258 ; free virtual = 17680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.781 ; gain = 482.582 ; free physical = 1258 ; free virtual = 17680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2121.781 ; gain = 0.000 ; free physical = 1258 ; free virtual = 17679
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.516 ; gain = 0.000 ; free physical = 1246 ; free virtual = 17667
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2229.516 ; gain = 0.000 ; free physical = 1246 ; free virtual = 17667
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1244 ; free virtual = 17663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1244 ; free virtual = 17663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1244 ; free virtual = 17663
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1241 ; free virtual = 17661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1211 ; free virtual = 17631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1182 ; free virtual = 17609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1180 ; free virtual = 17607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1177 ; free virtual = 17604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1181 ; free virtual = 17607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1181 ; free virtual = 17607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1181 ; free virtual = 17607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1181 ; free virtual = 17607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1181 ; free virtual = 17607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1181 ; free virtual = 17607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.516 ; gain = 590.316 ; free physical = 1181 ; free virtual = 17607
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2229.516 ; gain = 482.582 ; free physical = 1180 ; free virtual = 17607
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.523 ; gain = 590.316 ; free physical = 1180 ; free virtual = 17607
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2229.523 ; gain = 0.000 ; free physical = 1474 ; free virtual = 17901
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.523 ; gain = 0.000 ; free physical = 1466 ; free virtual = 17892
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2229.523 ; gain = 882.418 ; free physical = 1466 ; free virtual = 17892
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1970.303; main = 1695.967; forked = 419.218
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3232.949; main = 2229.520; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2495.090 ; gain = 62.734 ; free physical = 1336 ; free virtual = 17763

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.090 ; gain = 0.000 ; free physical = 1336 ; free virtual = 17763

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1104 ; free virtual = 17530

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17526
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2713.008 ; gain = 14.918 ; free physical = 1041 ; free virtual = 17468

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2713.008 ; gain = 14.918 ; free physical = 1041 ; free virtual = 17468

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2713.008 ; gain = 14.918 ; free physical = 1041 ; free virtual = 17468
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2729.000 ; gain = 30.910 ; free physical = 1020 ; free virtual = 17447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1017 ; free virtual = 17445

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1017 ; free virtual = 17445
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1016 ; free virtual = 17444

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1014 ; free virtual = 17441

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1014 ; free virtual = 17441
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1014 ; free virtual = 17441

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1014 ; free virtual = 17441

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1014 ; free virtual = 17441
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1014 ; free virtual = 17441

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1012 ; free virtual = 17439
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1012 ; free virtual = 17439
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1012 ; free virtual = 17439

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1012 ; free virtual = 17439

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1012 ; free virtual = 17439

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1010 ; free virtual = 17438

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1010 ; free virtual = 17438
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1010 ; free virtual = 17438

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1010 ; free virtual = 17438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2731.000 ; gain = 32.910 ; free physical = 1010 ; free virtual = 17438
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 11:57:44 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.105 ; gain = 0.023 ; free physical = 2266 ; free virtual = 18693
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46514
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.969 ; gain = 377.801 ; free physical = 1358 ; free virtual = 17784
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.906 ; gain = 463.738 ; free physical = 1247 ; free virtual = 17674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.719 ; gain = 481.551 ; free physical = 1247 ; free virtual = 17674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.719 ; gain = 481.551 ; free physical = 1247 ; free virtual = 17674
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.719 ; gain = 0.000 ; free physical = 1247 ; free virtual = 17674
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.453 ; gain = 0.000 ; free physical = 1233 ; free virtual = 17660
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2229.453 ; gain = 0.000 ; free physical = 1233 ; free virtual = 17660
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1230 ; free virtual = 17659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1230 ; free virtual = 17659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1229 ; free virtual = 17659
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1225 ; free virtual = 17656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1225 ; free virtual = 17653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1225 ; free virtual = 17653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1213 ; free virtual = 17641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1205 ; free virtual = 17633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1205 ; free virtual = 17633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1205 ; free virtual = 17633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1205 ; free virtual = 17632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1205 ; free virtual = 17632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1205 ; free virtual = 17633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1205 ; free virtual = 17633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.453 ; gain = 589.285 ; free physical = 1205 ; free virtual = 17633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2229.453 ; gain = 481.551 ; free physical = 1205 ; free virtual = 17633
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.461 ; gain = 589.285 ; free physical = 1205 ; free virtual = 17633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2229.461 ; gain = 0.000 ; free physical = 1493 ; free virtual = 17921
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.461 ; gain = 0.000 ; free physical = 1484 ; free virtual = 17912
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2229.461 ; gain = 883.355 ; free physical = 1484 ; free virtual = 17912
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1964.088; main = 1689.030; forked = 420.542
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3232.891; main = 2229.457; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2498.965 ; gain = 67.672 ; free physical = 1333 ; free virtual = 17760

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.965 ; gain = 0.000 ; free physical = 1333 ; free virtual = 17760

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17534

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1105 ; free virtual = 17534

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1105 ; free virtual = 17534
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1105 ; free virtual = 17534

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1105 ; free virtual = 17533

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1105 ; free virtual = 17533

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1105 ; free virtual = 17533

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17528

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17528

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17528
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17528
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17528

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17528

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17528

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17528

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1100 ; free virtual = 17528

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1099 ; free virtual = 17527

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1099 ; free virtual = 17527

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1099 ; free virtual = 17527
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1099 ; free virtual = 17527

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.965 ; gain = 0.000 ; free physical = 1098 ; free virtual = 17527
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.852 ; gain = 18.887 ; free physical = 1007 ; free virtual = 17435

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.852 ; gain = 18.887 ; free physical = 1007 ; free virtual = 17435

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.852 ; gain = 18.887 ; free physical = 1007 ; free virtual = 17435
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2732.844 ; gain = 34.879 ; free physical = 983 ; free virtual = 17412
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 981 ; free virtual = 17409

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 981 ; free virtual = 17409
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17409

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17408

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17408

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17408
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17408

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17408

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.844 ; gain = 36.879 ; free physical = 980 ; free virtual = 17408
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 11:59:12 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.109 ; gain = 0.023 ; free physical = 2357 ; free virtual = 18784
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47758
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.723 ; gain = 377.801 ; free physical = 1362 ; free virtual = 17789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.660 ; gain = 463.738 ; free physical = 1249 ; free virtual = 17677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.473 ; gain = 481.551 ; free physical = 1249 ; free virtual = 17677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.473 ; gain = 481.551 ; free physical = 1249 ; free virtual = 17677
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.473 ; gain = 0.000 ; free physical = 1249 ; free virtual = 17677
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.207 ; gain = 0.000 ; free physical = 1236 ; free virtual = 17664
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2223.207 ; gain = 0.000 ; free physical = 1236 ; free virtual = 17664
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1232 ; free virtual = 17659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1232 ; free virtual = 17659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1232 ; free virtual = 17659
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1229 ; free virtual = 17657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1228 ; free virtual = 17657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1229 ; free virtual = 17657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1229 ; free virtual = 17657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1220 ; free virtual = 17648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1219 ; free virtual = 17647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1219 ; free virtual = 17647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1219 ; free virtual = 17647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1219 ; free virtual = 17647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1219 ; free virtual = 17647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1219 ; free virtual = 17647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.207 ; gain = 583.285 ; free physical = 1219 ; free virtual = 17647
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2223.207 ; gain = 481.551 ; free physical = 1219 ; free virtual = 17647
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.215 ; gain = 583.285 ; free physical = 1219 ; free virtual = 17647
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2223.215 ; gain = 0.000 ; free physical = 1502 ; free virtual = 17930
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.215 ; gain = 0.000 ; free physical = 1492 ; free virtual = 17921
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2223.215 ; gain = 940.105 ; free physical = 1492 ; free virtual = 17921
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1963.622; main = 1689.975; forked = 419.191
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3226.641; main = 2223.211; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2497.719 ; gain = 65.672 ; free physical = 1340 ; free virtual = 17768

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.719 ; gain = 0.000 ; free physical = 1340 ; free virtual = 17768

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17539
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17539
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17539
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17539
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1111 ; free virtual = 17539
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17539

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17538

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1110 ; free virtual = 17538

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17535

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.719 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.574 ; gain = 18.855 ; free physical = 1025 ; free virtual = 17454

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.574 ; gain = 18.855 ; free physical = 1024 ; free virtual = 17453

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.574 ; gain = 18.855 ; free physical = 1024 ; free virtual = 17453
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2732.293 ; gain = 33.574 ; free physical = 975 ; free virtual = 17403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 979 ; free virtual = 17408

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 979 ; free virtual = 17408
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 979 ; free virtual = 17407

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 968 ; free virtual = 17397

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 963 ; free virtual = 17391
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 963 ; free virtual = 17391

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 963 ; free virtual = 17391

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 963 ; free virtual = 17391
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 963 ; free virtual = 17391

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17390
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17390
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17390

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17390

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17390

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17391

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17391
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17391

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17391

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2735.293 ; gain = 36.574 ; free physical = 961 ; free virtual = 17391
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:00:40 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1347.102 ; gain = 0.023 ; free physical = 2262 ; free virtual = 18691
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48987
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.996 ; gain = 378.801 ; free physical = 1336 ; free virtual = 17764
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.965 ; gain = 464.770 ; free physical = 1224 ; free virtual = 17653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.777 ; gain = 482.582 ; free physical = 1224 ; free virtual = 17653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.777 ; gain = 482.582 ; free physical = 1224 ; free virtual = 17653
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.777 ; gain = 0.000 ; free physical = 1224 ; free virtual = 17653
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.512 ; gain = 0.000 ; free physical = 1208 ; free virtual = 17638
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2223.512 ; gain = 0.000 ; free physical = 1208 ; free virtual = 17638
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1204 ; free virtual = 17633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1204 ; free virtual = 17633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1204 ; free virtual = 17633
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1201 ; free virtual = 17632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1194 ; free virtual = 17625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1193 ; free virtual = 17623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1193 ; free virtual = 17623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1184 ; free virtual = 17614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1198 ; free virtual = 17629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1198 ; free virtual = 17629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1198 ; free virtual = 17628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1198 ; free virtual = 17628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1198 ; free virtual = 17628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1198 ; free virtual = 17628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2223.512 ; gain = 584.316 ; free physical = 1198 ; free virtual = 17628
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2223.512 ; gain = 482.582 ; free physical = 1197 ; free virtual = 17628
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2223.520 ; gain = 584.316 ; free physical = 1197 ; free virtual = 17628
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2223.520 ; gain = 0.000 ; free physical = 1479 ; free virtual = 17909
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.520 ; gain = 0.000 ; free physical = 1475 ; free virtual = 17905
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2223.520 ; gain = 876.418 ; free physical = 1474 ; free virtual = 17905
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1971.061; main = 1691.391; forked = 420.594
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3226.945; main = 2223.516; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2497.023 ; gain = 65.672 ; free physical = 1322 ; free virtual = 17753

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.023 ; gain = 0.000 ; free physical = 1322 ; free virtual = 17753

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17523
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17522
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17522
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17522

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17522

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17522

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17522
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17522

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1092 ; free virtual = 17522

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1091 ; free virtual = 17522

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1091 ; free virtual = 17522

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1087 ; free virtual = 17518

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1087 ; free virtual = 17518

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1086 ; free virtual = 17517

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 1085 ; free virtual = 17516
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.848 ; gain = 20.824 ; free physical = 1005 ; free virtual = 17436

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.848 ; gain = 20.824 ; free physical = 1005 ; free virtual = 17436

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.848 ; gain = 20.824 ; free physical = 1005 ; free virtual = 17436
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.293 ; gain = 33.270 ; free physical = 982 ; free virtual = 17413
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17411

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17411
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2733.293 ; gain = 35.270 ; free physical = 979 ; free virtual = 17410
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:02:07 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.113 ; gain = 0.023 ; free physical = 2333 ; free virtual = 18763
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 50206
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.727 ; gain = 377.801 ; free physical = 1332 ; free virtual = 17761
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.695 ; gain = 463.770 ; free physical = 1221 ; free virtual = 17651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.508 ; gain = 481.582 ; free physical = 1221 ; free virtual = 17650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.508 ; gain = 481.582 ; free physical = 1221 ; free virtual = 17650
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2121.508 ; gain = 0.000 ; free physical = 1221 ; free virtual = 17650
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.242 ; gain = 0.000 ; free physical = 1207 ; free virtual = 17636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2225.242 ; gain = 0.000 ; free physical = 1207 ; free virtual = 17636
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1201 ; free virtual = 17629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1201 ; free virtual = 17629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1201 ; free virtual = 17629
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1199 ; free virtual = 17628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1192 ; free virtual = 17621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1191 ; free virtual = 17621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1189 ; free virtual = 17619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1184 ; free virtual = 17613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1183 ; free virtual = 17613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1183 ; free virtual = 17613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1183 ; free virtual = 17613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1183 ; free virtual = 17613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1183 ; free virtual = 17613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1183 ; free virtual = 17613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.242 ; gain = 585.316 ; free physical = 1183 ; free virtual = 17613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2225.242 ; gain = 481.582 ; free physical = 1183 ; free virtual = 17612
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.250 ; gain = 585.316 ; free physical = 1183 ; free virtual = 17612
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2225.250 ; gain = 0.000 ; free physical = 1471 ; free virtual = 17901
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.250 ; gain = 0.000 ; free physical = 1472 ; free virtual = 17901
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.250 ; gain = 942.137 ; free physical = 1472 ; free virtual = 17901
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1968.448; main = 1689.503; forked = 419.205
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.676; main = 2225.246; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2495.785 ; gain = 64.703 ; free physical = 1337 ; free virtual = 17766

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.785 ; gain = 0.000 ; free physical = 1337 ; free virtual = 17766

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1115 ; free virtual = 17544

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1114 ; free virtual = 17544

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1114 ; free virtual = 17544

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1108 ; free virtual = 17538

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1108 ; free virtual = 17538

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1108 ; free virtual = 17538
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1108 ; free virtual = 17538
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1108 ; free virtual = 17538

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1108 ; free virtual = 17537

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17536

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17536

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17536
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17536

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17535
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.609 ; gain = 20.824 ; free physical = 1013 ; free virtual = 17442

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.609 ; gain = 20.824 ; free physical = 1013 ; free virtual = 17442

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.609 ; gain = 20.824 ; free physical = 1013 ; free virtual = 17442
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2733.328 ; gain = 35.543 ; free physical = 996 ; free virtual = 17425
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 993 ; free virtual = 17422

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 993 ; free virtual = 17422
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 993 ; free virtual = 17422

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.328 ; gain = 37.543 ; free physical = 992 ; free virtual = 17421
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:03:34 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.113 ; gain = 0.023 ; free physical = 2341 ; free virtual = 18773
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 51416
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.727 ; gain = 377.801 ; free physical = 1349 ; free virtual = 17776
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.695 ; gain = 463.770 ; free physical = 1237 ; free virtual = 17666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.508 ; gain = 481.582 ; free physical = 1237 ; free virtual = 17666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.508 ; gain = 481.582 ; free physical = 1237 ; free virtual = 17666
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.508 ; gain = 0.000 ; free physical = 1236 ; free virtual = 17665
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.242 ; gain = 0.000 ; free physical = 1221 ; free virtual = 17650
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2222.242 ; gain = 0.000 ; free physical = 1221 ; free virtual = 17650
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1220 ; free virtual = 17649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1220 ; free virtual = 17649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1220 ; free virtual = 17649
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1216 ; free virtual = 17647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1213 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1213 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1213 ; free virtual = 17643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1207 ; free virtual = 17637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1207 ; free virtual = 17637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1207 ; free virtual = 17637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1207 ; free virtual = 17637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1207 ; free virtual = 17637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1207 ; free virtual = 17637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1207 ; free virtual = 17637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2222.242 ; gain = 582.316 ; free physical = 1207 ; free virtual = 17637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2222.242 ; gain = 481.582 ; free physical = 1207 ; free virtual = 17637
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2222.250 ; gain = 582.316 ; free physical = 1207 ; free virtual = 17637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2222.250 ; gain = 0.000 ; free physical = 1501 ; free virtual = 17931
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.250 ; gain = 0.000 ; free physical = 1492 ; free virtual = 17922
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2222.250 ; gain = 939.137 ; free physical = 1492 ; free virtual = 17922
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1961.848; main = 1687.082; forked = 419.219
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3225.676; main = 2222.246; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2497.785 ; gain = 65.703 ; free physical = 1336 ; free virtual = 17766

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.785 ; gain = 0.000 ; free physical = 1336 ; free virtual = 17766

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1108 ; free virtual = 17538
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1107 ; free virtual = 17537

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17537

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17537
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17537

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17536

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17536

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1106 ; free virtual = 17536

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17532

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.785 ; gain = 0.000 ; free physical = 1102 ; free virtual = 17531
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.641 ; gain = 18.855 ; free physical = 1021 ; free virtual = 17451

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.641 ; gain = 18.855 ; free physical = 1021 ; free virtual = 17451

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.641 ; gain = 18.855 ; free physical = 1021 ; free virtual = 17451
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.359 ; gain = 33.574 ; free physical = 1000 ; free virtual = 17430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 996 ; free virtual = 17427

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 996 ; free virtual = 17427
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 996 ; free virtual = 17427

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17426

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17425

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 995 ; free virtual = 17425

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 994 ; free virtual = 17425
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 994 ; free virtual = 17425

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 994 ; free virtual = 17425

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.359 ; gain = 36.574 ; free physical = 994 ; free virtual = 17425
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:05:00 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.137 ; gain = 0.023 ; free physical = 2269 ; free virtual = 18699
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52634
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.000 ; gain = 377.801 ; free physical = 1347 ; free virtual = 17774
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.938 ; gain = 463.738 ; free physical = 1237 ; free virtual = 17665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.781 ; gain = 478.582 ; free physical = 1236 ; free virtual = 17665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.781 ; gain = 478.582 ; free physical = 1236 ; free virtual = 17665
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2118.781 ; gain = 0.000 ; free physical = 1236 ; free virtual = 17665
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.516 ; gain = 0.000 ; free physical = 1221 ; free virtual = 17649
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2230.516 ; gain = 0.000 ; free physical = 1221 ; free virtual = 17649
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1215 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1215 ; free virtual = 17644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1215 ; free virtual = 17644
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1212 ; free virtual = 17642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1170 ; free virtual = 17602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1175 ; free virtual = 17607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1206 ; free virtual = 17638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1201 ; free virtual = 17633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1204 ; free virtual = 17636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1204 ; free virtual = 17636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1204 ; free virtual = 17636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1204 ; free virtual = 17636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1204 ; free virtual = 17636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1204 ; free virtual = 17636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.516 ; gain = 590.316 ; free physical = 1204 ; free virtual = 17636
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2230.516 ; gain = 478.582 ; free physical = 1204 ; free virtual = 17636
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.523 ; gain = 590.316 ; free physical = 1204 ; free virtual = 17636
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2230.523 ; gain = 0.000 ; free physical = 1496 ; free virtual = 17929
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.523 ; gain = 0.000 ; free physical = 1487 ; free virtual = 17919
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2230.523 ; gain = 884.387 ; free physical = 1487 ; free virtual = 17919
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1962.113; main = 1688.006; forked = 419.175
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3233.953; main = 2230.520; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2500.027 ; gain = 68.672 ; free physical = 1353 ; free virtual = 17784

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.027 ; gain = 0.000 ; free physical = 1353 ; free virtual = 17784

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1125 ; free virtual = 17560

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17559

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17559
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17559

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17559

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17559

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1123 ; free virtual = 17559

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17554

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 1119 ; free virtual = 17551
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.852 ; gain = 21.824 ; free physical = 1048 ; free virtual = 17481

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.852 ; gain = 21.824 ; free physical = 1048 ; free virtual = 17481

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.852 ; gain = 21.824 ; free physical = 1048 ; free virtual = 17481
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2733.570 ; gain = 35.543 ; free physical = 1027 ; free virtual = 17459
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1025 ; free virtual = 17457

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1025 ; free virtual = 17457
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1024 ; free virtual = 17457

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.570 ; gain = 36.543 ; free physical = 1022 ; free virtual = 17454
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:06:27 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1344.133 ; gain = 0.023 ; free physical = 2286 ; free virtual = 18717
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53919
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2017.996 ; gain = 378.801 ; free physical = 1166 ; free virtual = 17606
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.965 ; gain = 464.770 ; free physical = 1105 ; free virtual = 17562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.809 ; gain = 479.613 ; free physical = 1098 ; free virtual = 17554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.809 ; gain = 479.613 ; free physical = 1098 ; free virtual = 17554
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2118.809 ; gain = 0.000 ; free physical = 1054 ; free virtual = 17514
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.543 ; gain = 0.000 ; free physical = 984 ; free virtual = 17444
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2230.543 ; gain = 0.000 ; free physical = 984 ; free virtual = 17444
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 819 ; free virtual = 17281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 819 ; free virtual = 17281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 819 ; free virtual = 17281
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 814 ; free virtual = 17278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 900 ; free virtual = 17368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 850 ; free virtual = 17319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 849 ; free virtual = 17315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 854 ; free virtual = 17319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 854 ; free virtual = 17320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 854 ; free virtual = 17320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 858 ; free virtual = 17324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 858 ; free virtual = 17324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 867 ; free virtual = 17333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 867 ; free virtual = 17333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.543 ; gain = 591.348 ; free physical = 867 ; free virtual = 17333
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2230.543 ; gain = 479.613 ; free physical = 867 ; free virtual = 17333
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2230.551 ; gain = 591.348 ; free physical = 867 ; free virtual = 17333
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2230.551 ; gain = 0.000 ; free physical = 1147 ; free virtual = 17613
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.551 ; gain = 0.000 ; free physical = 1030 ; free virtual = 17498
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2230.551 ; gain = 886.418 ; free physical = 1022 ; free virtual = 17489
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1962.588; main = 1688.943; forked = 419.249
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3233.980; main = 2230.547; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2499.055 ; gain = 66.672 ; free physical = 896 ; free virtual = 17364

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2499.055 ; gain = 0.000 ; free physical = 896 ; free virtual = 17364

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 652 ; free virtual = 17121
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 652 ; free virtual = 17120
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 650 ; free virtual = 17118
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 646 ; free virtual = 17114
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 634 ; free virtual = 17102
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 634 ; free virtual = 17102
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 634 ; free virtual = 17101
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 634 ; free virtual = 17101

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 632 ; free virtual = 17100

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 632 ; free virtual = 17100

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 632 ; free virtual = 17100
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 632 ; free virtual = 17100
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 574 ; free virtual = 17042
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 574 ; free virtual = 17042
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 574 ; free virtual = 17042

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 699 ; free virtual = 17168

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 622 ; free virtual = 17091

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 622 ; free virtual = 17091
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 622 ; free virtual = 17091

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 598 ; free virtual = 17066

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 596 ; free virtual = 17065

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 596 ; free virtual = 17065

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 586 ; free virtual = 17056

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 585 ; free virtual = 17054

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 585 ; free virtual = 17054
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 591 ; free virtual = 17061
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 591 ; free virtual = 17061

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 591 ; free virtual = 17061

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 590 ; free virtual = 17060

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 590 ; free virtual = 17060

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 590 ; free virtual = 17060

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 589 ; free virtual = 17058

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 588 ; free virtual = 17058

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 588 ; free virtual = 17058
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 588 ; free virtual = 17058

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 600 ; free virtual = 17070
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 600 ; free virtual = 17070
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 600 ; free virtual = 17070

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 601 ; free virtual = 17070
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2719.879 ; gain = 21.824 ; free physical = 535 ; free virtual = 17006

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2719.879 ; gain = 21.824 ; free physical = 535 ; free virtual = 17006

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2719.879 ; gain = 21.824 ; free physical = 535 ; free virtual = 17006
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.598 ; gain = 35.543 ; free physical = 519 ; free virtual = 16989
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 519 ; free virtual = 16989

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 519 ; free virtual = 16989
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 519 ; free virtual = 16989

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 519 ; free virtual = 16989

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 519 ; free virtual = 16990
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 519 ; free virtual = 16990

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 519 ; free virtual = 16990

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 519 ; free virtual = 16990
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 519 ; free virtual = 16990

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.598 ; gain = 37.543 ; free physical = 521 ; free virtual = 16992
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:07:58 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.109 ; gain = 0.023 ; free physical = 1908 ; free virtual = 18372
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2017.754 ; gain = 377.801 ; free physical = 779 ; free virtual = 17244
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.691 ; gain = 463.738 ; free physical = 594 ; free virtual = 17061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2118.535 ; gain = 478.582 ; free physical = 598 ; free virtual = 17065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2118.535 ; gain = 478.582 ; free physical = 598 ; free virtual = 17065
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2118.535 ; gain = 0.000 ; free physical = 616 ; free virtual = 17083
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.270 ; gain = 0.000 ; free physical = 524 ; free virtual = 16997
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2224.270 ; gain = 0.000 ; free physical = 522 ; free virtual = 16997
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 535 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 535 ; free virtual = 17011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 535 ; free virtual = 17011
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 531 ; free virtual = 17009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 571 ; free virtual = 17048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 576 ; free virtual = 17053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 576 ; free virtual = 17053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 568 ; free virtual = 17045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 568 ; free virtual = 17045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 568 ; free virtual = 17045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 568 ; free virtual = 17045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 568 ; free virtual = 17045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 568 ; free virtual = 17045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 568 ; free virtual = 17045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2224.270 ; gain = 584.316 ; free physical = 568 ; free virtual = 17045
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2224.270 ; gain = 478.582 ; free physical = 568 ; free virtual = 17045
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2224.277 ; gain = 584.316 ; free physical = 568 ; free virtual = 17045
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2224.277 ; gain = 0.000 ; free physical = 864 ; free virtual = 17341
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.277 ; gain = 0.000 ; free physical = 864 ; free virtual = 17341
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2224.277 ; gain = 942.168 ; free physical = 864 ; free virtual = 17341
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1977.193; main = 1695.268; forked = 419.134
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3227.707; main = 2224.273; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2497.781 ; gain = 66.672 ; free physical = 740 ; free virtual = 17217

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.781 ; gain = 0.000 ; free physical = 740 ; free virtual = 17217

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 518 ; free virtual = 16995
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 517 ; free virtual = 16994
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 517 ; free virtual = 16994
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 517 ; free virtual = 16994

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 516 ; free virtual = 16993

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 515 ; free virtual = 16992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 515 ; free virtual = 16992
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 515 ; free virtual = 16992

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 513 ; free virtual = 16990

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 513 ; free virtual = 16990

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 513 ; free virtual = 16990

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 508 ; free virtual = 16985

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 507 ; free virtual = 16984

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 507 ; free virtual = 16984
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 507 ; free virtual = 16984
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 507 ; free virtual = 16984

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 507 ; free virtual = 16984

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 507 ; free virtual = 16984

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 507 ; free virtual = 16984

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 507 ; free virtual = 16984

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 505 ; free virtual = 16983

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 505 ; free virtual = 16982

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 505 ; free virtual = 16982
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 505 ; free virtual = 16982

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16982
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.781 ; gain = 0.000 ; free physical = 504 ; free virtual = 16981
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.605 ; gain = 20.824 ; free physical = 417 ; free virtual = 16894

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.605 ; gain = 20.824 ; free physical = 417 ; free virtual = 16894

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.605 ; gain = 20.824 ; free physical = 417 ; free virtual = 16894
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.051 ; gain = 33.270 ; free physical = 395 ; free virtual = 16871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 390 ; free virtual = 16867

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 390 ; free virtual = 16867
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 387 ; free virtual = 16863

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 453 ; free virtual = 16926

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 453 ; free virtual = 16926
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 453 ; free virtual = 16926

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 453 ; free virtual = 16926

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 453 ; free virtual = 16926
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 453 ; free virtual = 16926

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 452 ; free virtual = 16926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 452 ; free virtual = 16926
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 452 ; free virtual = 16926

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 452 ; free virtual = 16926

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 452 ; free virtual = 16925

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 449 ; free virtual = 16923

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 449 ; free virtual = 16922
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 449 ; free virtual = 16922

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 449 ; free virtual = 16922

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2733.051 ; gain = 35.270 ; free physical = 449 ; free virtual = 16922
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:09:27 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.168 ; gain = 0.023 ; free physical = 1742 ; free virtual = 18215
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56731
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.062 ; gain = 378.801 ; free physical = 821 ; free virtual = 17293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.000 ; gain = 464.738 ; free physical = 709 ; free virtual = 17182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.812 ; gain = 482.551 ; free physical = 709 ; free virtual = 17182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.812 ; gain = 482.551 ; free physical = 709 ; free virtual = 17182
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2121.812 ; gain = 0.000 ; free physical = 709 ; free virtual = 17182
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.547 ; gain = 0.000 ; free physical = 695 ; free virtual = 17168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2229.547 ; gain = 0.000 ; free physical = 695 ; free virtual = 17168
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 604 ; free virtual = 17073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 604 ; free virtual = 17073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 603 ; free virtual = 17073
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 599 ; free virtual = 17069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 499 ; free virtual = 16987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 503 ; free virtual = 16991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 479 ; free virtual = 16990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 469 ; free virtual = 16981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 495 ; free virtual = 16985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 495 ; free virtual = 16985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 495 ; free virtual = 16985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 495 ; free virtual = 16985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 495 ; free virtual = 16985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 495 ; free virtual = 16985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2229.547 ; gain = 590.285 ; free physical = 495 ; free virtual = 16985
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2229.547 ; gain = 482.551 ; free physical = 495 ; free virtual = 16985
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2229.555 ; gain = 590.285 ; free physical = 495 ; free virtual = 16985
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2229.555 ; gain = 0.000 ; free physical = 790 ; free virtual = 17279
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.555 ; gain = 0.000 ; free physical = 791 ; free virtual = 17277
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2229.555 ; gain = 884.387 ; free physical = 791 ; free virtual = 17277
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1977.613; main = 1695.790; forked = 419.215
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3232.984; main = 2229.551; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2497.059 ; gain = 65.672 ; free physical = 748 ; free virtual = 17237

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.059 ; gain = 0.000 ; free physical = 748 ; free virtual = 17237

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 504 ; free virtual = 16993
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 503 ; free virtual = 16992
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 501 ; free virtual = 16990
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 501 ; free virtual = 16990
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 501 ; free virtual = 16990

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 499 ; free virtual = 16988

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 502 ; free virtual = 16988

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 502 ; free virtual = 16988
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 502 ; free virtual = 16988

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 506 ; free virtual = 16987

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 506 ; free virtual = 16987

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 506 ; free virtual = 16987

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16982

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16982

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.059 ; gain = 0.000 ; free physical = 505 ; free virtual = 16981
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.883 ; gain = 20.824 ; free physical = 442 ; free virtual = 16920

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.883 ; gain = 20.824 ; free physical = 442 ; free virtual = 16920

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2718.883 ; gain = 20.824 ; free physical = 442 ; free virtual = 16920
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.328 ; gain = 33.270 ; free physical = 421 ; free virtual = 16899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 418 ; free virtual = 16896

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 418 ; free virtual = 16896
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 418 ; free virtual = 16895

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 417 ; free virtual = 16895

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 416 ; free virtual = 16894

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 416 ; free virtual = 16893

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 416 ; free virtual = 16893
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 416 ; free virtual = 16893

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 416 ; free virtual = 16893

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.328 ; gain = 36.270 ; free physical = 416 ; free virtual = 16893
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:10:56 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1347.105 ; gain = 0.023 ; free physical = 1719 ; free virtual = 18196
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58083
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.031 ; gain = 378.801 ; free physical = 778 ; free virtual = 17254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.000 ; gain = 464.770 ; free physical = 667 ; free virtual = 17143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.812 ; gain = 482.582 ; free physical = 667 ; free virtual = 17143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.812 ; gain = 482.582 ; free physical = 667 ; free virtual = 17143
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2121.812 ; gain = 0.000 ; free physical = 667 ; free virtual = 17143
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.547 ; gain = 0.000 ; free physical = 653 ; free virtual = 17130
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2225.547 ; gain = 0.000 ; free physical = 653 ; free virtual = 17130
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 649 ; free virtual = 17126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 649 ; free virtual = 17126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 649 ; free virtual = 17126
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 645 ; free virtual = 17123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 628 ; free virtual = 17106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 627 ; free virtual = 17106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 627 ; free virtual = 17105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 627 ; free virtual = 17105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 616 ; free virtual = 17095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 616 ; free virtual = 17095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 616 ; free virtual = 17094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 616 ; free virtual = 17094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 616 ; free virtual = 17094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 616 ; free virtual = 17094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.547 ; gain = 586.316 ; free physical = 616 ; free virtual = 17094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2225.547 ; gain = 482.582 ; free physical = 616 ; free virtual = 17094
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.555 ; gain = 586.316 ; free physical = 616 ; free virtual = 17094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2225.555 ; gain = 0.000 ; free physical = 898 ; free virtual = 17376
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.555 ; gain = 0.000 ; free physical = 898 ; free virtual = 17376
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.555 ; gain = 878.449 ; free physical = 898 ; free virtual = 17376
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1978.834; main = 1695.097; forked = 420.527
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.980; main = 2225.551; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2496.090 ; gain = 64.703 ; free physical = 769 ; free virtual = 17247

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.090 ; gain = 0.000 ; free physical = 769 ; free virtual = 17247

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 540 ; free virtual = 17018
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 540 ; free virtual = 17018
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 540 ; free virtual = 17018
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 540 ; free virtual = 17018
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 540 ; free virtual = 17018
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17018

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 539 ; free virtual = 17017

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 538 ; free virtual = 17016

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 538 ; free virtual = 17016
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 538 ; free virtual = 17016

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 537 ; free virtual = 17015

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 537 ; free virtual = 17015

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 537 ; free virtual = 17015

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 534 ; free virtual = 17012

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 534 ; free virtual = 17012

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 532 ; free virtual = 17010
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 533 ; free virtual = 17011
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 533 ; free virtual = 17011

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 533 ; free virtual = 17011

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 532 ; free virtual = 17010

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 532 ; free virtual = 17010

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 532 ; free virtual = 17010

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.090 ; gain = 0.000 ; free physical = 528 ; free virtual = 17006
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.914 ; gain = 21.824 ; free physical = 334 ; free virtual = 16810

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.914 ; gain = 21.824 ; free physical = 334 ; free virtual = 16810

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.914 ; gain = 21.824 ; free physical = 334 ; free virtual = 16810
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2734.633 ; gain = 36.543 ; free physical = 299 ; free virtual = 16775
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 298 ; free virtual = 16774

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 298 ; free virtual = 16774
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 297 ; free virtual = 16773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.633 ; gain = 37.543 ; free physical = 303 ; free virtual = 16779
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:12:23 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.105 ; gain = 0.023 ; free physical = 1625 ; free virtual = 18100
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 59416
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.969 ; gain = 377.801 ; free physical = 684 ; free virtual = 17159
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.906 ; gain = 463.738 ; free physical = 573 ; free virtual = 17049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.719 ; gain = 481.551 ; free physical = 573 ; free virtual = 17049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.719 ; gain = 481.551 ; free physical = 573 ; free virtual = 17049
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.719 ; gain = 0.000 ; free physical = 572 ; free virtual = 17049
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.453 ; gain = 0.000 ; free physical = 562 ; free virtual = 17038
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2225.453 ; gain = 0.000 ; free physical = 562 ; free virtual = 17038
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 561 ; free virtual = 17037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 561 ; free virtual = 17037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 561 ; free virtual = 17037
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 558 ; free virtual = 17036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 558 ; free virtual = 17035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 558 ; free virtual = 17035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 557 ; free virtual = 17034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 550 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 550 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 550 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 550 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 550 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 550 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 550 ; free virtual = 17027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.453 ; gain = 585.285 ; free physical = 550 ; free virtual = 17027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2225.453 ; gain = 481.551 ; free physical = 550 ; free virtual = 17027
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.461 ; gain = 585.285 ; free physical = 550 ; free virtual = 17027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2225.461 ; gain = 0.000 ; free physical = 837 ; free virtual = 17314
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.461 ; gain = 0.000 ; free physical = 828 ; free virtual = 17305
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2225.461 ; gain = 879.355 ; free physical = 828 ; free virtual = 17305
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1961.575; main = 1687.003; forked = 419.234
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.891; main = 2225.457; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2499.934 ; gain = 68.641 ; free physical = 754 ; free virtual = 17232

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.934 ; gain = 0.000 ; free physical = 754 ; free virtual = 17232

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 524 ; free virtual = 17002
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 523 ; free virtual = 17002
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 523 ; free virtual = 17002
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 523 ; free virtual = 17002

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 521 ; free virtual = 17000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 521 ; free virtual = 17000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 521 ; free virtual = 17000
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 521 ; free virtual = 17000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 521 ; free virtual = 17000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 521 ; free virtual = 16999

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 521 ; free virtual = 16999

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 519 ; free virtual = 16997

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 518 ; free virtual = 16997

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 518 ; free virtual = 16996
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 518 ; free virtual = 16996
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 518 ; free virtual = 16996

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 518 ; free virtual = 16996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 518 ; free virtual = 16996

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 518 ; free virtual = 16996

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 518 ; free virtual = 16996

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.934 ; gain = 0.000 ; free physical = 506 ; free virtual = 16984
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.789 ; gain = 18.855 ; free physical = 434 ; free virtual = 16913

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.789 ; gain = 18.855 ; free physical = 434 ; free virtual = 16913

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.789 ; gain = 18.855 ; free physical = 434 ; free virtual = 16913
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.508 ; gain = 33.574 ; free physical = 412 ; free virtual = 16890
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 408 ; free virtual = 16887

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 408 ; free virtual = 16887
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.508 ; gain = 36.574 ; free physical = 407 ; free virtual = 16886
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:13:49 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1347.102 ; gain = 0.023 ; free physical = 1694 ; free virtual = 18172
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60658
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.996 ; gain = 378.801 ; free physical = 742 ; free virtual = 17219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.965 ; gain = 464.770 ; free physical = 632 ; free virtual = 17110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.809 ; gain = 479.613 ; free physical = 632 ; free virtual = 17110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.809 ; gain = 479.613 ; free physical = 632 ; free virtual = 17110
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2118.809 ; gain = 0.000 ; free physical = 632 ; free virtual = 17110
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.543 ; gain = 0.000 ; free physical = 617 ; free virtual = 17096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2226.543 ; gain = 0.000 ; free physical = 617 ; free virtual = 17096
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 616 ; free virtual = 17095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 616 ; free virtual = 17095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 616 ; free virtual = 17095
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 616 ; free virtual = 17095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 610 ; free virtual = 17090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 610 ; free virtual = 17085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 610 ; free virtual = 17085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 602 ; free virtual = 17078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 602 ; free virtual = 17077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 602 ; free virtual = 17077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 602 ; free virtual = 17077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 602 ; free virtual = 17077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 601 ; free virtual = 17077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 601 ; free virtual = 17077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.543 ; gain = 587.348 ; free physical = 601 ; free virtual = 17077
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2226.543 ; gain = 479.613 ; free physical = 601 ; free virtual = 17077
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.551 ; gain = 587.348 ; free physical = 601 ; free virtual = 17077
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2226.551 ; gain = 0.000 ; free physical = 886 ; free virtual = 17362
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.551 ; gain = 0.000 ; free physical = 886 ; free virtual = 17362
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2226.551 ; gain = 879.449 ; free physical = 886 ; free virtual = 17362
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1977.542; main = 1695.730; forked = 419.161
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3229.977; main = 2226.547; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2498.055 ; gain = 66.672 ; free physical = 756 ; free virtual = 17233

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.055 ; gain = 0.000 ; free physical = 756 ; free virtual = 17233

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 17003
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 527 ; free virtual = 17003
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17003
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17003
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17003
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 526 ; free virtual = 17002

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 525 ; free virtual = 17002

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 523 ; free virtual = 16999

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 523 ; free virtual = 16999
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 523 ; free virtual = 16999

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 523 ; free virtual = 16999

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 523 ; free virtual = 16999

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 523 ; free virtual = 16999

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 518 ; free virtual = 16994

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 518 ; free virtual = 16994

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 518 ; free virtual = 16994
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 491 ; free virtual = 16967
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 491 ; free virtual = 16967

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 491 ; free virtual = 16967

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 495 ; free virtual = 16971

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 495 ; free virtual = 16971

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 495 ; free virtual = 16971

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 495 ; free virtual = 16971

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 495 ; free virtual = 16971

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16970
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16970

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 493 ; free virtual = 16969
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 493 ; free virtual = 16969
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.059 ; gain = 0.000 ; free physical = 493 ; free virtual = 16969

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2706.059 ; gain = 8.004 ; free physical = 493 ; free virtual = 16969
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2720.910 ; gain = 14.852 ; free physical = 374 ; free virtual = 16851

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2720.910 ; gain = 14.852 ; free physical = 374 ; free virtual = 16851

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2720.910 ; gain = 14.852 ; free physical = 374 ; free virtual = 16851
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2734.629 ; gain = 28.570 ; free physical = 355 ; free virtual = 16832
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 353 ; free virtual = 16830

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 353 ; free virtual = 16830
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 352 ; free virtual = 16829

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16829

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16829
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16829

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16829

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16829
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16829

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2736.629 ; gain = 30.570 ; free physical = 351 ; free virtual = 16828
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:15:16 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1347.102 ; gain = 0.023 ; free physical = 1753 ; free virtual = 18225
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2018.027 ; gain = 378.801 ; free physical = 872 ; free virtual = 17348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.996 ; gain = 464.770 ; free physical = 787 ; free virtual = 17249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.809 ; gain = 482.582 ; free physical = 787 ; free virtual = 17249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.809 ; gain = 482.582 ; free physical = 787 ; free virtual = 17249
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.809 ; gain = 0.000 ; free physical = 774 ; free virtual = 17236
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.543 ; gain = 0.000 ; free physical = 760 ; free virtual = 17218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2225.543 ; gain = 0.000 ; free physical = 760 ; free virtual = 17218
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 762 ; free virtual = 17210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 762 ; free virtual = 17210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 762 ; free virtual = 17210
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 760 ; free virtual = 17209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 755 ; free virtual = 17204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 756 ; free virtual = 17205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 756 ; free virtual = 17205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 748 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 748 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 748 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 748 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 748 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 748 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 748 ; free virtual = 17197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.543 ; gain = 586.316 ; free physical = 748 ; free virtual = 17197
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2225.543 ; gain = 482.582 ; free physical = 747 ; free virtual = 17196
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.551 ; gain = 586.316 ; free physical = 747 ; free virtual = 17196
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2225.551 ; gain = 0.000 ; free physical = 1045 ; free virtual = 17494
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.551 ; gain = 0.000 ; free physical = 1039 ; free virtual = 17488
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.551 ; gain = 878.449 ; free physical = 1039 ; free virtual = 17488
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1969.745; main = 1691.974; forked = 419.235
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.977; main = 2225.547; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2498.055 ; gain = 66.672 ; free physical = 905 ; free virtual = 17355

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2498.055 ; gain = 0.000 ; free physical = 905 ; free virtual = 17355

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 683 ; free virtual = 17132
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 683 ; free virtual = 17132
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 683 ; free virtual = 17132
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 683 ; free virtual = 17132
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 683 ; free virtual = 17132
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 682 ; free virtual = 17132
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 682 ; free virtual = 17132
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 682 ; free virtual = 17132

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 682 ; free virtual = 17131

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 682 ; free virtual = 17131

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 682 ; free virtual = 17131
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 682 ; free virtual = 17131
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 684 ; free virtual = 17133

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.055 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.910 ; gain = 18.855 ; free physical = 592 ; free virtual = 17041

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.910 ; gain = 18.855 ; free physical = 592 ; free virtual = 17041

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.910 ; gain = 18.855 ; free physical = 592 ; free virtual = 17041
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2730.629 ; gain = 32.574 ; free physical = 571 ; free virtual = 17020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17017

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17017
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17017

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2733.629 ; gain = 35.574 ; free physical = 567 ; free virtual = 17016
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:16:43 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.133 ; gain = 0.023 ; free physical = 1853 ; free virtual = 18302
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 63145
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.996 ; gain = 378.801 ; free physical = 935 ; free virtual = 17382
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.965 ; gain = 464.770 ; free physical = 824 ; free virtual = 17272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.777 ; gain = 482.582 ; free physical = 824 ; free virtual = 17272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.777 ; gain = 482.582 ; free physical = 824 ; free virtual = 17272
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2121.777 ; gain = 0.000 ; free physical = 824 ; free virtual = 17272
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.512 ; gain = 0.000 ; free physical = 807 ; free virtual = 17256
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2225.512 ; gain = 0.000 ; free physical = 807 ; free virtual = 17256
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 802 ; free virtual = 17250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 802 ; free virtual = 17250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 802 ; free virtual = 17250
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 799 ; free virtual = 17248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 788 ; free virtual = 17240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 786 ; free virtual = 17238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 785 ; free virtual = 17235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 778 ; free virtual = 17227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 776 ; free virtual = 17225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 776 ; free virtual = 17225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 776 ; free virtual = 17225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 776 ; free virtual = 17225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 776 ; free virtual = 17225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 776 ; free virtual = 17225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.512 ; gain = 586.316 ; free physical = 776 ; free virtual = 17225
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2225.512 ; gain = 482.582 ; free physical = 775 ; free virtual = 17224
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.520 ; gain = 586.316 ; free physical = 775 ; free virtual = 17224
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2225.520 ; gain = 0.000 ; free physical = 1060 ; free virtual = 17509
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.520 ; gain = 0.000 ; free physical = 1055 ; free virtual = 17504
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.520 ; gain = 879.387 ; free physical = 1055 ; free virtual = 17504
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1969.387; main = 1691.211; forked = 419.168
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.949; main = 2225.516; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2500.023 ; gain = 68.672 ; free physical = 905 ; free virtual = 17354

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.023 ; gain = 0.000 ; free physical = 905 ; free virtual = 17354

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 679 ; free virtual = 17128
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 678 ; free virtual = 17128
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 678 ; free virtual = 17128
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 678 ; free virtual = 17128

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 678 ; free virtual = 17127

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 677 ; free virtual = 17126

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 677 ; free virtual = 17126
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 677 ; free virtual = 17126

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 677 ; free virtual = 17126

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 677 ; free virtual = 17126

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.023 ; gain = 0.000 ; free physical = 677 ; free virtual = 17126

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 676 ; free virtual = 17125

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 676 ; free virtual = 17125
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 676 ; free virtual = 17125
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 676 ; free virtual = 17125

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 676 ; free virtual = 17125

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 676 ; free virtual = 17125

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 676 ; free virtual = 17125

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 676 ; free virtual = 17125

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 676 ; free virtual = 17125

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17125

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17125
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17125

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2706.027 ; gain = 0.000 ; free physical = 675 ; free virtual = 17124
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2706.027 ; gain = 0.000 ; free physical = 675 ; free virtual = 17124
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.027 ; gain = 0.000 ; free physical = 675 ; free virtual = 17124

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.027 ; gain = 8.004 ; free physical = 675 ; free virtual = 17124
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.848 ; gain = 13.820 ; free physical = 595 ; free virtual = 17045

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.848 ; gain = 13.820 ; free physical = 595 ; free virtual = 17044

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.848 ; gain = 13.820 ; free physical = 595 ; free virtual = 17044
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.566 ; gain = 28.539 ; free physical = 574 ; free virtual = 17023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 572 ; free virtual = 17021

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 572 ; free virtual = 17021
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 572 ; free virtual = 17021

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 571 ; free virtual = 17020

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 571 ; free virtual = 17020
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 571 ; free virtual = 17020

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 571 ; free virtual = 17020

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 571 ; free virtual = 17020
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 571 ; free virtual = 17020

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17020
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17020

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17020

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17019

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17019

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17019
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17019

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17019

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.566 ; gain = 29.539 ; free physical = 570 ; free virtual = 17019
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:18:09 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.105 ; gain = 0.023 ; free physical = 1858 ; free virtual = 18306
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64365
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.969 ; gain = 377.801 ; free physical = 930 ; free virtual = 17377
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.906 ; gain = 463.738 ; free physical = 820 ; free virtual = 17268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.719 ; gain = 481.551 ; free physical = 820 ; free virtual = 17268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.719 ; gain = 481.551 ; free physical = 820 ; free virtual = 17268
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2121.719 ; gain = 0.000 ; free physical = 820 ; free virtual = 17268
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.453 ; gain = 0.000 ; free physical = 806 ; free virtual = 17254
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2231.453 ; gain = 0.000 ; free physical = 806 ; free virtual = 17254
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 805 ; free virtual = 17253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 805 ; free virtual = 17253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 805 ; free virtual = 17253
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 800 ; free virtual = 17250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 793 ; free virtual = 17243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 792 ; free virtual = 17241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 792 ; free virtual = 17241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 784 ; free virtual = 17234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 784 ; free virtual = 17233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 784 ; free virtual = 17233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 784 ; free virtual = 17233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 784 ; free virtual = 17233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 784 ; free virtual = 17233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 784 ; free virtual = 17233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2231.453 ; gain = 591.285 ; free physical = 784 ; free virtual = 17233
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2231.453 ; gain = 481.551 ; free physical = 783 ; free virtual = 17233
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2231.461 ; gain = 591.285 ; free physical = 783 ; free virtual = 17233
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2231.461 ; gain = 0.000 ; free physical = 1066 ; free virtual = 17515
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.461 ; gain = 0.000 ; free physical = 1060 ; free virtual = 17510
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2231.461 ; gain = 885.355 ; free physical = 1060 ; free virtual = 17510
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1970.458; main = 1693.168; forked = 419.216
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3234.887; main = 2231.457; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2497.965 ; gain = 65.672 ; free physical = 905 ; free virtual = 17355

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2497.965 ; gain = 0.000 ; free physical = 905 ; free virtual = 17355

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17126
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.965 ; gain = 0.000 ; free physical = 676 ; free virtual = 17125

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 673 ; free virtual = 17123

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.969 ; gain = 0.000 ; free physical = 673 ; free virtual = 17123

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 673 ; free virtual = 17123
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 673 ; free virtual = 17123
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 673 ; free virtual = 17123

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 673 ; free virtual = 17123

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 673 ; free virtual = 17123

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 673 ; free virtual = 17123

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 673 ; free virtual = 17123

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 673 ; free virtual = 17122

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2706.969 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2706.969 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.969 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2706.969 ; gain = 8.004 ; free physical = 672 ; free virtual = 17122
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.820 ; gain = 10.852 ; free physical = 606 ; free virtual = 17056

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.820 ; gain = 10.852 ; free physical = 606 ; free virtual = 17056

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.820 ; gain = 10.852 ; free physical = 606 ; free virtual = 17056
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2731.539 ; gain = 24.570 ; free physical = 585 ; free virtual = 17034
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 582 ; free virtual = 17032

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 582 ; free virtual = 17032
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 582 ; free virtual = 17032

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 581 ; free virtual = 17030

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 580 ; free virtual = 17030

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 580 ; free virtual = 17030

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 580 ; free virtual = 17029
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 580 ; free virtual = 17029

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 580 ; free virtual = 17029

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2733.539 ; gain = 26.570 ; free physical = 580 ; free virtual = 17029
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:19:36 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.102 ; gain = 0.023 ; free physical = 1843 ; free virtual = 18291
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65585
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.965 ; gain = 377.801 ; free physical = 929 ; free virtual = 17377
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2103.902 ; gain = 463.738 ; free physical = 819 ; free virtual = 17268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.715 ; gain = 481.551 ; free physical = 819 ; free virtual = 17268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.715 ; gain = 481.551 ; free physical = 819 ; free virtual = 17268
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.715 ; gain = 0.000 ; free physical = 818 ; free virtual = 17267
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.449 ; gain = 0.000 ; free physical = 802 ; free virtual = 17251
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2226.449 ; gain = 0.000 ; free physical = 802 ; free virtual = 17251
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 800 ; free virtual = 17249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 800 ; free virtual = 17249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 800 ; free virtual = 17249
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 796 ; free virtual = 17246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 795 ; free virtual = 17245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 791 ; free virtual = 17241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 791 ; free virtual = 17241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 783 ; free virtual = 17234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 782 ; free virtual = 17233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 782 ; free virtual = 17233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 782 ; free virtual = 17232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 782 ; free virtual = 17232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 782 ; free virtual = 17232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 782 ; free virtual = 17232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.449 ; gain = 586.285 ; free physical = 782 ; free virtual = 17232
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2226.449 ; gain = 481.551 ; free physical = 782 ; free virtual = 17232
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.457 ; gain = 586.285 ; free physical = 782 ; free virtual = 17232
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2226.457 ; gain = 0.000 ; free physical = 1067 ; free virtual = 17518
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.457 ; gain = 0.000 ; free physical = 1059 ; free virtual = 17509
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2226.457 ; gain = 880.355 ; free physical = 1059 ; free virtual = 17509
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1963.952; main = 1687.633; forked = 420.573
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3229.887; main = 2226.453; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2498.961 ; gain = 67.672 ; free physical = 900 ; free virtual = 17351

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2498.961 ; gain = 0.000 ; free physical = 900 ; free virtual = 17351

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17123
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17123
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 672 ; free virtual = 17122

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 669 ; free virtual = 17120

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 669 ; free virtual = 17119

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 669 ; free virtual = 17119
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 669 ; free virtual = 17119
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 669 ; free virtual = 17119

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 669 ; free virtual = 17119

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 669 ; free virtual = 17119

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 669 ; free virtual = 17119

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 669 ; free virtual = 17119

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 667 ; free virtual = 17117

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 667 ; free virtual = 17117

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 667 ; free virtual = 17117
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 667 ; free virtual = 17117

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.961 ; gain = 0.000 ; free physical = 666 ; free virtual = 17117
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.816 ; gain = 18.855 ; free physical = 585 ; free virtual = 17035

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.816 ; gain = 18.855 ; free physical = 585 ; free virtual = 17035

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.816 ; gain = 18.855 ; free physical = 585 ; free virtual = 17035
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2730.535 ; gain = 31.574 ; free physical = 563 ; free virtual = 17014
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 560 ; free virtual = 17010

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 560 ; free virtual = 17010
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 559 ; free virtual = 17009
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 558 ; free virtual = 17009

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 558 ; free virtual = 17009

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2734.434 ; gain = 35.473 ; free physical = 558 ; free virtual = 17009
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:21:03 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.105 ; gain = 0.023 ; free physical = 1843 ; free virtual = 18293
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 66812
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.000 ; gain = 378.801 ; free physical = 932 ; free virtual = 17380
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.969 ; gain = 464.770 ; free physical = 821 ; free virtual = 17270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.781 ; gain = 482.582 ; free physical = 820 ; free virtual = 17269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.781 ; gain = 482.582 ; free physical = 820 ; free virtual = 17269
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.781 ; gain = 0.000 ; free physical = 820 ; free virtual = 17269
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.516 ; gain = 0.000 ; free physical = 806 ; free virtual = 17255
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2225.516 ; gain = 0.000 ; free physical = 806 ; free virtual = 17255
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 801 ; free virtual = 17251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 801 ; free virtual = 17251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 801 ; free virtual = 17251
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 798 ; free virtual = 17248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 796 ; free virtual = 17247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 796 ; free virtual = 17246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 795 ; free virtual = 17246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 788 ; free virtual = 17238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 785 ; free virtual = 17235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 785 ; free virtual = 17235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 784 ; free virtual = 17235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 784 ; free virtual = 17235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 784 ; free virtual = 17235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 784 ; free virtual = 17235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.516 ; gain = 586.316 ; free physical = 784 ; free virtual = 17235
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2225.516 ; gain = 482.582 ; free physical = 784 ; free virtual = 17235
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.523 ; gain = 586.316 ; free physical = 784 ; free virtual = 17235
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2225.523 ; gain = 0.000 ; free physical = 1068 ; free virtual = 17518
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.523 ; gain = 0.000 ; free physical = 1060 ; free virtual = 17510
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.523 ; gain = 879.418 ; free physical = 1060 ; free virtual = 17510
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1962.462; main = 1687.602; forked = 419.208
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.949; main = 2225.520; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2499.027 ; gain = 67.672 ; free physical = 908 ; free virtual = 17359

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2499.027 ; gain = 0.000 ; free physical = 908 ; free virtual = 17359

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 680 ; free virtual = 17130
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 679 ; free virtual = 17130
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 679 ; free virtual = 17130
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 679 ; free virtual = 17130

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 679 ; free virtual = 17130

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 679 ; free virtual = 17130

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 679 ; free virtual = 17130
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 679 ; free virtual = 17130

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 678 ; free virtual = 17129

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 678 ; free virtual = 17129

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 678 ; free virtual = 17129

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 678 ; free virtual = 17128

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 678 ; free virtual = 17128

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 678 ; free virtual = 17128
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 678 ; free virtual = 17128
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 678 ; free virtual = 17128

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 678 ; free virtual = 17128

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 677 ; free virtual = 17128

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 677 ; free virtual = 17128

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 677 ; free virtual = 17128

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 677 ; free virtual = 17128

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 677 ; free virtual = 17128

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 677 ; free virtual = 17127
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 677 ; free virtual = 17127

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.027 ; gain = 0.000 ; free physical = 676 ; free virtual = 17127
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.914 ; gain = 18.887 ; free physical = 583 ; free virtual = 17033

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.914 ; gain = 18.887 ; free physical = 583 ; free virtual = 17033

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.914 ; gain = 18.887 ; free physical = 583 ; free virtual = 17033
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2732.906 ; gain = 34.879 ; free physical = 561 ; free virtual = 17012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2735.906 ; gain = 37.879 ; free physical = 560 ; free virtual = 17011
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:22:29 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.109 ; gain = 0.023 ; free physical = 1890 ; free virtual = 18340
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 68043
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2018.129 ; gain = 378.801 ; free physical = 913 ; free virtual = 17363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.098 ; gain = 464.770 ; free physical = 802 ; free virtual = 17252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.941 ; gain = 479.613 ; free physical = 802 ; free virtual = 17252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.941 ; gain = 479.613 ; free physical = 802 ; free virtual = 17252
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2118.941 ; gain = 0.000 ; free physical = 802 ; free virtual = 17252
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2225.676 ; gain = 0.000 ; free physical = 781 ; free virtual = 17235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2225.676 ; gain = 0.000 ; free physical = 781 ; free virtual = 17235
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 780 ; free virtual = 17234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 780 ; free virtual = 17234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 780 ; free virtual = 17234
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 780 ; free virtual = 17231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 768 ; free virtual = 17223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 768 ; free virtual = 17223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 753 ; free virtual = 17209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 621 ; free virtual = 17136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 613 ; free virtual = 17119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 613 ; free virtual = 17119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 612 ; free virtual = 17118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 612 ; free virtual = 17118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 612 ; free virtual = 17119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 612 ; free virtual = 17119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.676 ; gain = 586.348 ; free physical = 612 ; free virtual = 17119
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2225.676 ; gain = 479.613 ; free physical = 612 ; free virtual = 17119
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.684 ; gain = 586.348 ; free physical = 612 ; free virtual = 17119
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2225.684 ; gain = 0.000 ; free physical = 904 ; free virtual = 17410
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.684 ; gain = 0.000 ; free physical = 907 ; free virtual = 17410
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2225.684 ; gain = 941.574 ; free physical = 907 ; free virtual = 17408
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1970.521; main = 1693.064; forked = 419.160
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3229.109; main = 2225.680; forked = 1003.430
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2497.219 ; gain = 66.703 ; free physical = 820 ; free virtual = 17313

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2497.219 ; gain = 0.000 ; free physical = 820 ; free virtual = 17313

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 602 ; free virtual = 17094
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 602 ; free virtual = 17094
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 602 ; free virtual = 17094
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17093
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17093
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 601 ; free virtual = 17093

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 598 ; free virtual = 17090

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 598 ; free virtual = 17090

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 598 ; free virtual = 17090
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 598 ; free virtual = 17089
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 598 ; free virtual = 17089

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 598 ; free virtual = 17089

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 598 ; free virtual = 17089

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 598 ; free virtual = 17089

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 598 ; free virtual = 17089

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.219 ; gain = 0.000 ; free physical = 597 ; free virtual = 17089
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.074 ; gain = 18.855 ; free physical = 505 ; free virtual = 17002

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.074 ; gain = 18.855 ; free physical = 505 ; free virtual = 17002

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2717.074 ; gain = 18.855 ; free physical = 505 ; free virtual = 17002
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2729.520 ; gain = 31.301 ; free physical = 484 ; free virtual = 16980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 482 ; free virtual = 16975

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 482 ; free virtual = 16975
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16972

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 480 ; free virtual = 16971

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 479 ; free virtual = 16971

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 479 ; free virtual = 16971

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 479 ; free virtual = 16970
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 479 ; free virtual = 16970

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 479 ; free virtual = 16970

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2732.520 ; gain = 34.301 ; free physical = 479 ; free virtual = 16970
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:23:58 2023...

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source synthesis_elasticBuffer.tcl
# read_vhdl -vhdl2008 vhdl/arithmetic_units.vhd
read_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1347.102 ; gain = 0.023 ; free physical = 1763 ; free virtual = 18254
# read_vhdl -vhdl2008 vhdl/delay_buffer.vhd
# read_vhdl -vhdl2008 vhdl/elastic_components.vhd
# read_vhdl -vhdl2008 vhdl/MemCont.vhd
# read_vhdl -vhdl2008 vhdl/multipliers.vhd
# read_vhdl -vhdl2008 vhdl/mul_wrapper.vhd
# read_vhdl -vhdl2008 vhdl/sharing_components.vhd
# read_vhdl -vhdl2008 vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd
# read_vhdl -vhdl2008 vhdl/if_loop_3_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top if_loop_3 -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 69494
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2017.996 ; gain = 378.801 ; free physical = 849 ; free virtual = 17340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'if_loop_3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:839]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1527]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1369]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:704]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1599]
INFO: [Synth 8-638] synthesizing module 'source__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'source__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:940]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized4' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized4' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'sdiv_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:93' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_U1' of component 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2338]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' declared at '/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:10' bound to instance 'array_RAM_sdiv_32ns_32ns_32_36_1_divider_u' of component 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1_divider' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'array_RAM_sdiv_32ns_32ns_32_36_1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/delay_buffer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sdiv_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:2316]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized3' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:634]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 31 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'end_node' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 10 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized2' [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 31 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized2' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:910]
INFO: [Synth 8-256] done synthesizing module 'if_loop_3' (0#1) [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:46]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:1596]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source__parameterized0 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element run_proc[31].divisor_tmp_reg[32] was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:186]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/elastic_components.vhd:371]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:23]
WARNING: [Synth 8-3848] Net a_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:31]
WARNING: [Synth 8-3848] Net a_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:32]
WARNING: [Synth 8-3848] Net b_we1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:41]
WARNING: [Synth 8-3848] Net b_dout1 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:146]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1247]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1243]
WARNING: [Synth 8-3848] Net MC_a_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1248]
WARNING: [Synth 8-3848] Net MC_a_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1244]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1269]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_2 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1265]
WARNING: [Synth 8-3848] Net MC_b_pValidArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1270]
WARNING: [Synth 8-3848] Net MC_b_dataInArray_3 in module/entity if_loop_3 does not have driver. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/if_loop_3_optimized.vhd:1266]
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][31] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][30] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][29] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][28] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][27] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][26] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][25] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][24] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][23] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][22] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][21] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][20] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][19] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][18] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][17] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][16] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][15] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][14] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][13] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][12] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][11] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][10] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][9] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][8] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][7] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][6] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][5] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][4] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][3] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][2] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][1] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pValidArray[0] in module sink__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[1] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port eReadyArray[0] in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module end_node is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_Empty_Ready in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_wrDataPorts_valid[0] in module MemCont is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_notehb is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[1][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataInArray[0][0] in module cntrlMerge is either unconnected or has no load
WARNING: [Synth 8-7129] Port dataOutArray[0][0] in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2103.934 ; gain = 464.738 ; free physical = 730 ; free virtual = 17222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.746 ; gain = 482.551 ; free physical = 730 ; free virtual = 17222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.746 ; gain = 482.551 ; free physical = 730 ; free virtual = 17222
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2121.746 ; gain = 0.000 ; free physical = 730 ; free virtual = 17221
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.480 ; gain = 0.000 ; free physical = 716 ; free virtual = 17207
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2226.480 ; gain = 0.000 ; free physical = 716 ; free virtual = 17207
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 707 ; free virtual = 17198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 707 ; free virtual = 17198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 707 ; free virtual = 17198
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/vhdl/array_RAM_sdiv_32ns_32ns_32_36_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 704 ; free virtual = 17196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 32    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 117   
	               31 Bit    Registers := 46    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 200   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 49    
	   2 Input   31 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 78    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 697 ; free virtual = 17190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 682 ; free virtual = 17175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 672 ; free virtual = 17165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 670 ; free virtual = 17163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 683 ; free virtual = 17176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 683 ; free virtual = 17176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 684 ; free virtual = 17178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 684 ; free virtual = 17178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 684 ; free virtual = 17178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 684 ; free virtual = 17178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[31].sign_tmp_reg[32][1]      | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[1].dividend_tmp_reg[2][31]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[2].dividend_tmp_reg[3][31]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[3].dividend_tmp_reg[4][31]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[4].dividend_tmp_reg[5][31]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[5].dividend_tmp_reg[6][31]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[6].dividend_tmp_reg[7][31]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[7].dividend_tmp_reg[8][31]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[8].dividend_tmp_reg[9][31]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[9].dividend_tmp_reg[10][31]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[10].dividend_tmp_reg[11][31] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[11].dividend_tmp_reg[12][31] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[12].dividend_tmp_reg[13][31] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[13].dividend_tmp_reg[14][31] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[14].dividend_tmp_reg[15][31] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[15].dividend_tmp_reg[16][31] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[16].dividend_tmp_reg[17][31] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[17].dividend_tmp_reg[18][31] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[18].dividend_tmp_reg[19][31] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[19].dividend_tmp_reg[20][31] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[20].dividend_tmp_reg[21][31] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[21].dividend_tmp_reg[22][31] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[22].dividend_tmp_reg[23][31] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[23].dividend_tmp_reg[24][31] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[24].dividend_tmp_reg[25][31] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[25].dividend_tmp_reg[26][31] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[26].dividend_tmp_reg[27][31] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[27].dividend_tmp_reg[28][31] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[28].dividend_tmp_reg[29][31] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[29].dividend_tmp_reg[30][31] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|if_loop_3   | sdiv_14/array_RAM_sdiv_32ns_32ns_32_36_1_U1/array_RAM_sdiv_32ns_32ns_32_36_1_divider_u/run_proc[30].dividend_tmp_reg[31][31] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
+------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   334|
|2     |LUT1    |    97|
|3     |LUT2    |  1170|
|4     |LUT3    |  1731|
|5     |LUT4    |   285|
|6     |LUT5    |   281|
|7     |LUT6    |   427|
|8     |SRL16E  |    30|
|9     |SRLC32E |    31|
|10    |FDCE    |  1877|
|11    |FDPE    |    45|
|12    |FDRE    |  2247|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.480 ; gain = 587.285 ; free physical = 684 ; free virtual = 17178
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 176 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2226.480 ; gain = 482.551 ; free physical = 684 ; free virtual = 17177
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2226.488 ; gain = 587.285 ; free physical = 684 ; free virtual = 17177
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2226.488 ; gain = 0.000 ; free physical = 969 ; free virtual = 17462
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc:2]
Finished Parsing XDC File [/home/elija/Documents/LAP_hls_benchmarks/utils/scripts_andrea/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.488 ; gain = 0.000 ; free physical = 964 ; free virtual = 17458
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a422b383
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2226.488 ; gain = 879.387 ; free physical = 964 ; free virtual = 17458
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1969.985; main = 1691.446; forked = 419.217
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3229.918; main = 2226.484; forked = 1003.434
# report_utilization > utilization_post_syn.rpt
# report_timing > timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2496.992 ; gain = 65.672 ; free physical = 824 ; free virtual = 17318

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17314502c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2496.992 ; gain = 0.000 ; free physical = 824 ; free virtual = 17318

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 153351423

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 153351423

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 601 ; free virtual = 17094
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13afdf4fd

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17094
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1130d8258

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17094
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1130d8258

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17094
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17094
Ending Logic Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17094

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17094

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17094

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17094
Ending Netlist Obfuscation Task | Checksum: 1130d8258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17094
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f6503b6b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 600 ; free virtual = 17093

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe19b6fa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 591 ; free virtual = 17085

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 591 ; free virtual = 17084

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 591 ; free virtual = 17084
Phase 1 Placer Initialization | Checksum: 135bf5d00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 591 ; free virtual = 17084

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14596477f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 591 ; free virtual = 17084

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 591 ; free virtual = 17084

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 150afeab4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 591 ; free virtual = 17084

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 102fdb088

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 586 ; free virtual = 17079

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 586 ; free virtual = 17079

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2486131e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 586 ; free virtual = 17079
Phase 2.4 Global Placement Core | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 586 ; free virtual = 17079
Phase 2 Global Placement | Checksum: fbfea87e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 586 ; free virtual = 17079

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c50276c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 586 ; free virtual = 17079

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e46f5817

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 586 ; free virtual = 17079

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: de583546

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 586 ; free virtual = 17079

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: be204f64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 586 ; free virtual = 17079

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 94419682

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ae567486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091
Phase 3 Detail Placement | Checksum: 9bedb1cc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dce1905d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.856 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e870401

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091
INFO: [Place 46-33] Processed net Buffer_20/tehb1/full_reg_reg_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15e870401

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dce1905d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.856. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091
Phase 4.1 Post Commit Optimization | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091
Phase 4.3 Placer Reporting | Checksum: 1812a159c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aad94594

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091
Ending Placer Task | Checksum: 6b78ed0c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2697.992 ; gain = 0.000 ; free physical = 598 ; free virtual = 17091
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 48995917 ConstDB: 0 ShapeSum: 22df93f5 RouteDB: 0
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: b2fa2627 | NumContArr: ca5c4ce1 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.848 ; gain = 21.855 ; free physical = 506 ; free virtual = 16999

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.848 ; gain = 21.855 ; free physical = 506 ; free virtual = 16999

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19660c8b5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2719.848 ; gain = 21.855 ; free physical = 506 ; free virtual = 16999
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254eba40d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2734.566 ; gain = 36.574 ; free physical = 486 ; free virtual = 16978
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.969  | TNS=0.000  | WHS=-0.134 | THS=-69.589|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5968
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5968
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 483 ; free virtual = 16976

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22053b35b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 483 ; free virtual = 16976
Phase 3 Initial Routing | Checksum: 19b82c5d6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 483 ; free virtual = 16975

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 359
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14dd991f6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16975

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16975
Phase 4 Rip-up And Reroute | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16975

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16975

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16975
Phase 5 Delay and Skew Optimization | Checksum: 18a885fe4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16975

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d580906c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16974
Phase 6 Post Hold Fix | Checksum: 1264550c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16974

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.367907 %
  Global Horizontal Routing Utilization  = 0.48214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 482 ; free virtual = 16974

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117be3bfb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 481 ; free virtual = 16974

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 481 ; free virtual = 16973

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.987  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133a50182

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 480 ; free virtual = 16973
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 853ad0fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 480 ; free virtual = 16973

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 480 ; free virtual = 16973

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2736.566 ; gain = 38.574 ; free physical = 480 ; free virtual = 16973
# report_utilization > utilization_post_pr_elasticBuffer.rpt
# report_timing > timing_post_pr_elasticBuffer.rpt
INFO: [Common 17-206] Exiting Vivado at Mon May 22 12:25:25 2023...
