// Seed: 104060331
module module_0 ();
  assign id_1 = (id_1);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wire id_3,
    output wor id_4,
    input tri1 id_5,
    input wand id_6,
    inout supply0 id_7,
    input wor id_8
);
  id_10 :
  assert property (@(posedge id_5) id_0)
  else begin : LABEL_0
    id_10 = (id_5);
  end
  module_0 modCall_1 ();
  assign id_1 = id_7++;
  assign id_3 = 1;
endmodule
