<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Practica_02.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="P2_SumRes_Anticipado.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="P2_SumRes_Anticipado.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="P2_SumRes_Anticipado.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="P2_SumRes_Anticipado.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="P2_SumRes_Anticipado.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="P2_SumRes_Anticipado.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="P2_SumRes_Anticipado.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="P2_SumRes_Anticipado.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="P2_SumRes_Anticipado.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="P2_SumRes_Anticipado.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P2_SumRes_Anticipado.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="P2_SumRes_Anticipado.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="P2_SumRes_Anticipado.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="P2_SumRes_Anticipado.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="P2_SumRes_Anticipado.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="P2_SumRes_Anticipado.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="P2_SumRes_Anticipado.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="P2_SumRes_Anticipado.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="P2_SumRes_Anticipado.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="P2_SumRes_Anticipado.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="P2_SumRes_Anticipado_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="P2_SumRes_Anticipado_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="P2_SumRes_Anticipado_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="P2_SumRes_Anticipado_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="P2_SumRes_Anticipado_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="P2_SumRes_Anticipado_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="P2_SumRes_Anticipado_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="P2_SumRes_Anticipado_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="P2_SumRes_Anticipado_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="P2_SumRes_Anticipado_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="P2_SumRes_Anticipado_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="P2_SumRes_Anticipado_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="P2_SumRes_Anticipado_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="P2_SumRes_Anticipado_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="p2_sumres_anticipado.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="p2_sumres_anticipado.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="p2_sumres_anticipado.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1550791790" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1550791790">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1550791790" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="389053456944582630" xil_pn:start_ts="1550791790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550791790" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5843225876385405806" xil_pn:start_ts="1550791790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550791790" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1550791790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550791790" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4120478663342094008" xil_pn:start_ts="1550791790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550791790" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1550791790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550791790" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3654503603203904056" xil_pn:start_ts="1550791790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550791801" xil_pn:in_ck="132708765608140459" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4021645798532215445" xil_pn:start_ts="1550791790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.lso"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.ngc"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.ngr"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.prj"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.stx"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.syr"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.xst"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1550791981" xil_pn:in_ck="-5508416031532393308" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3793577701426450957" xil_pn:start_ts="1550791981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550791989" xil_pn:in_ck="489236472627390789" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="493895729450354623" xil_pn:start_ts="1550791981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.bld"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.ngd"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1550792012" xil_pn:in_ck="5963239855714733862" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1550791989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.pcf"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_map.map"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_map.mrp"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_map.ncd"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_map.ngm"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_map.xrpt"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_summary.xml"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1550792046" xil_pn:in_ck="503938744528871967" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1550792012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.ncd"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.pad"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.par"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.ptwx"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.unroutes"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.xpi"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_pad.csv"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_pad.txt"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1550792091" xil_pn:in_ck="-8614475033037816258" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1550792057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="p2_sumres_anticipado.bgn"/>
      <outfile xil_pn:name="p2_sumres_anticipado.bit"/>
      <outfile xil_pn:name="p2_sumres_anticipado.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1550792091" xil_pn:in_ck="1525730311548743816" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1550792091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550792046" xil_pn:in_ck="2817812162857961250" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1550792032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.twr"/>
      <outfile xil_pn:name="P2_SumRes_Anticipado.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
