tarted
prim
device HSSTLP_LANE
{
    parameter
    (
        config int CP_MUX_BIAS = 2,
        config int CP_PD_CLK = 0,
        config int CP_REG_SYNC = 0,
        config int CP_REG_SYNC_OW = 0,
        config int CP_PLL_LOCK_OW = 0,
        config int CP_PLL_LOCK_OW_EN = 0,
        config int CP_PCS_SLAVE = 0,
        config string CP_PCS_BYPASS_WORD_ALIGN = "FALSE",
        config string CP_PCS_BYPASS_DENC = "FALSE",
        config string CP_PCS_BYPASS_BONDING = "FALSE",
        config string CP_PCS_BYPASS_CTC = "FALSE",
        config string CP_PCS_BYPASS_GEAR = "FALSE",
        config string CP_PCS_BYPASS_BRIDGE = "FALSE",
        config string CP_PCS_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_PCS_DATA_MODE = "X8",
        config string CP_PCS_RX_POLARITY_INV = "DELAY",
        config string CP_PCS_ALIGN_MODE = "1GB",
        config string CP_PCS_SAMP_16B = "X20",
        config string CP_PCS_FARLP_PWR_REDUCTION = "FALSE",
        config int CP_PCS_COMMA_REG0 = 0,
        config int CP_PCS_COMMA_MASK = 0,
        config string CP_PCS_CEB_MODE = "10GB",
        config string CP_PCS_CTC_MODE = "1SKIP",
        config int CP_PCS_A_REG = 0,
        config string CP_PCS_GE_AUTO_EN = "FALSE",
        config int CP_PCS_SKIP_REG0 = 0,
        config int CP_PCS_SKIP_REG1 = 0,
        config int CP_PCS_SKIP_REG2 = 0,
        config int CP_PCS_SKIP_REG3 = 0,
        config string CP_PCS_DEC_DUAL = "FALSE",
        config string CP_PCS_SPLIT = "FALSE",
        config string CP_PCS_FIFOFLAG_CTC = "FALSE",
        config string CP_PCS_COMMA_DET_MODE = "COMMA_PATTERN",
        config string CP_PCS_ERRDETECT_SILENCE = "FALSE",
        config string CP_PCS_PMA_RCLK_POLINV = "PMA_RCLK",
        config string CP_PCS_PCS_RCLK_SEL = "PMA_RCLK",
        config string CP_PCS_CB_RCLK_SEL = "PMA_RCLK",
        config string CP_PCS_AFTER_CTC_RCLK_SEL = "PMA_RCLK",
        config string CP_PCS_RCLK_POLINV = "RCLK",
        config string CP_PCS_BRIDGE_RCLK_SEL = "PMA_RCLK",
        config string CP_PCS_PCS_RCLK_EN = "FALSE",
        config string CP_PCS_CB_RCLK_EN = "FALSE",
        config string CP_PCS_AFTER_CTC_RCLK_EN = "FALSE",
        config string CP_PCS_AFTER_CTC_RCLK_EN_GB = "FALSE",
        config string CP_PCS_PCS_RX_RSTN = "FALSE",
        config string CP_PCS_PCIE_SLAVE = "MASTER",
        config string CP_PCS_RX_64B66B_67B = "NORMAL",
        config string CP_PCS_RX_BRIDGE_CLK_POLINV = "RX_BRIDGE_CLK",
        config string CP_PCS_PCS_CB_RSTN = "FALSE",
        config string CP_PCS_TX_BRIDGE_GEAR_SEL = "FALSE",
        config string CP_PCS_TX_BYPASS_BRIDGE_UINT = "FALSE",
        config string CP_PCS_TX_BYPASS_BRIDGE_FIFO = "FALSE",
        config string CP_PCS_TX_BYPASS_GEAR = "FALSE",
        config string CP_PCS_TX_BYPASS_ENC = "FALSE",
        config string CP_PCS_TX_BYPASS_BIT_SLIP = "FALSE",
        config string CP_PCS_TX_GEAR_SPLIT = "FALSE",
        config string CP_PCS_TX_DRIVE_REG_MODE = "NO_CHANGE",
        config int CP_PCS_TX_BIT_SLIP_CYCLES = 0,
        config string CP_PCS_INT_TX_MASK_0 = "FALSE",
        config string CP_PCS_INT_TX_MASK_1 = "FALSE",
        config string CP_PCS_INT_TX_MASK_2 = "FALSE",
        config string CP_PCS_INT_TX_CLR_0 = "FALSE",
        config string CP_PCS_INT_TX_CLR_1 = "FALSE",
        config string CP_PCS_INT_TX_CLR_2 = "FALSE",
        config string CP_PCS_TX_PMA_TCLK_POLINV = "PMA_TCLK",
        config string CP_PCS_TX_PCS_CLK_EN_SEL = "FALSE",
        config string CP_PCS_TX_BRIDGE_TCLK_SEL = "TCLK",
        config string CP_PCS_TX_TCLK_POLINV = "TCLK",
        config string CP_PCS_PCS_TCLK_SEL = "PMA_TCLK",
        config string CP_PCS_TX_PCS_TX_RSTN = "FALSE",
        config string CP_PCS_TX_SLAVE = "MASTER",
        config string CP_PCS_TX_GEAR_CLK_EN_SEL = "FALSE",
        config string CP_PCS_DATA_WIDTH_MODE = "X20",
        config string CP_PCS_TX_64B66B_67B = "NORMAL",
        config string CP_PCS_GEAR_TCLK_SEL = "PMA_TCLK",
        config string CP_PCS_TX_TCLK2FABRIC_SEL = "FALSE",
        config string CP_PCS_TX_OUTZZ = "FALSE",
        config string CP_PCS_ENC_DUAL = "FALSE",
        config string CP_PCS_TX_BITSLIP_DATA_MODE = "X10",
        config string CP_PCS_TX_BRIDGE_CLK_POLINV = "TX_BRIDGE_CLK",
        config int CP_PCS_COMMA_REG1 = 0,
        config int CP_PCS_RAPID_IMAX = 0,
        config int CP_PCS_RAPID_VMIN_1 = 0,
        config int CP_PCS_RAPID_VMIN_2 = 0,
        config string CP_PCS_RX_PRBS_MODE = "DISABLE",
        config string CP_PCS_RX_ERRCNT_CLR = "FALSE",
        config string CP_PCS_PRBS_ERR_LPBK = "FALSE",
        config string CP_PCS_TX_PRBS_MODE = "DISABLE",
        config string CP_PCS_TX_INSERT_ER = "FALSE",
        config string CP_PCS_ENABLE_PRBS_GEN = "FALSE",
        config int CP_PCS_DEFAULT_RADDR = 0,
        config int CP_PCS_MASTER_CHECK_OFFSET = 0,
        config int CP_PCS_DELAY_SET = 0,
        config string CP_PCS_SEACH_OFFSET = "20BIT",
        config int CP_PCS_CEB_RAPIDLS_MMAX = 0,
        config int CP_PCS_CTC_AFULL = 20,
        config int CP_PCS_CTC_AEMPTY = 12,
        config int CP_PCS_CTC_CONTI_SKP_SET = 0,
        config string CP_PCS_FAR_LOOP = "FALSE",
        config string CP_PCS_NEAR_LOOP = "FALSE",
        config string CP_PCS_PMA_TX2RX_PLOOP_EN = "FALSE",
        config string CP_PCS_PMA_TX2RX_SLOOP_EN = "FALSE",
        config string CP_PCS_PMA_RX2TX_PLOOP_EN = "FALSE",
        config string CP_PCS_INT_RX_MASK_0 = "FALSE",
        config string CP_PCS_INT_RX_MASK_1 = "FALSE",
        config string CP_PCS_INT_RX_MASK_2 = "FALSE",
        config string CP_PCS_INT_RX_MASK_3 = "FALSE",
        config string CP_PCS_INT_RX_MASK_4 = "FALSE",
        config string CP_PCS_INT_RX_MASK_5 = "FALSE",
        config string CP_PCS_INT_RX_MASK_6 = "FALSE",
        config string CP_PCS_INT_RX_MASK_7 = "FALSE",
        config string CP_PCS_INT_RX_CLR_0 = "FALSE",
        config string CP_PCS_INT_RX_CLR_1 = "FALSE",
        config string CP_PCS_INT_RX_CLR_2 = "FALSE",
        config string CP_PCS_INT_RX_CLR_3 = "FALSE",
        config string CP_PCS_INT_RX_CLR_4 = "FALSE",
        config string CP_PCS_INT_RX_CLR_5 = "FALSE",
        config string CP_PCS_INT_RX_CLR_6 = "FALSE",
        config string CP_PCS_INT_RX_CLR_7 = "FALSE",
        config string CP_PCS_CA_RSTN_RX = "FALSE",
        config string CP_PCS_CA_DYN_DLY_EN_RX = "FALSE",
        config string CP_PCS_CA_DYN_DLY_SEL_RX = "FALSE",
        config int CP_PCS_CA_RX = 0,
        config string CP_PCS_CA_RSTN_TX = "FALSE",
        config string CP_PCS_CA_DYN_DLY_EN_TX = "FALSE",
        config string CP_PCS_CA_DYN_DLY_SEL_TX = "FALSE",
        config int CP_PCS_CA_TX = 0,
        config string CP_PCS_RXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_WDALIGN_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXDEC_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXCB_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXCTC_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_RXTEST_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXBRG_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXGEAR_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXENC_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXBSLP_PWR_REDUCTION = "NORMAL",
        config string CP_PCS_TXPRBS_PWR_REDUCTION = "NORMAL",
        config string CP_PMA_REG_RX_PD = "ON",
        config string CP_PMA_REG_RX_PD_EN = "FALSE",
        config string CP_PMA_REG_RX_RESERVED_2 = "FALSE",
        config string CP_PMA_REG_RX_RESERVED_3 = "FALSE",
        config string CP_PMA_REG_RX_DATAPATH_PD = "ON",
        config string CP_PMA_REG_RX_DATAPATH_PD_EN = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_PD = "ON",
        config string CP_PMA_REG_RX_SIGDET_PD_EN = "FALSE",
        config string CP_PMA_REG_RX_DCC_RST_N = "TRUE",
        config string CP_PMA_REG_RX_DCC_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_CDR_RST_N = "TRUE",
        config string CP_PMA_REG_RX_CDR_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_RST_N = "TRUE",
        config string CP_PMA_REG_RX_SIGDET_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RXPCLK_SLIP = "FALSE",
        config string CP_PMA_REG_RXPCLK_SLIP_OW = "FALSE",
        config string CP_PMA_REG_RX_PCLKSWITCH_RST_N = "TRUE",
        config string CP_PMA_REG_RX_PCLKSWITCH_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_PCLKSWITCH = "FALSE",
        config string CP_PMA_REG_RX_PCLKSWITCH_EN = "FALSE",
        config string CP_PMA_REG_RX_HIGHZ = "FALSE",
        config string CP_PMA_REG_RX_HIGHZ_EN = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_CLK_WINDOW = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_CLK_WINDOW_OW = "FALSE",
        config string CP_PMA_REG_RX_PD_BIAS_RX = "FALSE",
        config string CP_PMA_REG_RX_PD_BIAS_RX_OW = "FALSE",
        config string CP_PMA_REG_RX_RESET_N = "FALSE",
        config string CP_PMA_REG_RX_RESET_N_OW = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_29_28 = 0,
        config string CP_PMA_REG_RX_BUSWIDTH = "20BIT",
        config string CP_PMA_REG_RX_BUSWIDTH_EN = "FALSE",
        config string CP_PMA_REG_RX_RATE = "DIV1",
        config string CP_PMA_REG_RX_RESERVED_36 = "FALSE",
        config string CP_PMA_REG_RX_RATE_EN = "FALSE",
        config int CP_PMA_REG_RX_RES_TRIM = 46,
        config string CP_PMA_REG_RX_RESERVED_44 = "FALSE",
        config string CP_PMA_REG_RX_RESERVED_45 = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_STATUS_EN = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_48_47 = 0,
        config int CP_PMA_REG_RX_ICTRL_SIGDET = 5,
        config int CP_PMA_REG_CDR_READY_THD = 2734,
        config string CP_PMA_REG_RX_RESERVED_65 = "FALSE",
        config string CP_PMA_REG_RX_PCLK_EDGE_SEL = "POS_EDGE",
        config int CP_PMA_REG_RX_PIBUF_IC = 1,
        config string CP_PMA_REG_RX_RESERVED_69 = "FALSE",
        config int CP_PMA_REG_RX_DCC_IC_RX = 1,
        config int CP_PMA_REG_CDR_READY_CHECK_CTRL = 0,
        config string CP_PMA_REG_RX_ICTRL_TRX = "100PCT",
        config int CP_PMA_REG_RX_RESERVED_77_76 = 0,
        config int CP_PMA_REG_RX_RESERVED_79_78 = 1,
        config int CP_PMA_REG_RX_RESERVED_81_80 = 1,
        config string CP_PMA_REG_RX_ICTRL_PIBUF = "100PCT",
        config string CP_PMA_REG_RX_ICTRL_PI = "100PCT",
        config string CP_PMA_REG_RX_ICTRL_DCC = "100PCT",
        config int CP_PMA_REG_RX_RESERVED_89_88 = 1,
        config string CP_PMA_REG_TX_RATE = "DIV1",
        config string CP_PMA_REG_RX_RESERVED_92 = "FALSE",
        config string CP_PMA_REG_TX_RATE_EN = "FALSE",
        config string CP_PMA_REG_RX_TX2RX_PLPBK_RST_N = "TRUE",
        config string CP_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_TX2RX_PLPBK_EN = "FALSE",
        config string CP_PMA_REG_TXCLK_SEL = "PLL",
        config string CP_PMA_REG_RX_DATA_POLARITY = "NORMAL",
        config string CP_PMA_REG_RX_ERR_INSERT = "FALSE",
        config string CP_PMA_REG_UDP_CHK_EN = "FALSE",
        config string CP_PMA_REG_PRBS_SEL = "PRBS7",
        config string CP_PMA_REG_PRBS_CHK_EN = "FALSE",
        config string CP_PMA_REG_PRBS_CHK_WIDTH_SEL = "20BIT",
        config string CP_PMA_REG_BIST_CHK_PAT_SEL = "PRBS",
        config string CP_PMA_REG_LOAD_ERR_CNT = "FALSE",
        config string CP_PMA_REG_CHK_COUNTER_EN = "FALSE",
        config int CP_PMA_REG_CDR_PROP_GAIN = 7,
        config int CP_PMA_REG_CDR_PROP_TURBO_GAIN = 5,
        config int CP_PMA_REG_CDR_INT_GAIN = 7,
        config int CP_PMA_REG_CDR_INT_TURBO_GAIN = 5,
        config int CP_PMA_REG_CDR_INT_SAT_MAX = 768,
        config int CP_PMA_REG_CDR_INT_SAT_MIN = 255,
        config string CP_PMA_REG_CDR_INT_RST = "FALSE",
        config string CP_PMA_REG_CDR_INT_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_PROP_RST = "FALSE",
        config string CP_PMA_REG_CDR_PROP_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_LOCK_RST = "FALSE",
        config string CP_PMA_REG_CDR_LOCK_RST_OW = "FALSE",
        config int CP_PMA_REG_CDR_RX_PI_FORCE_SEL = 0,
        config int CP_PMA_REG_CDR_RX_PI_FORCE_D = 0,
        config string CP_PMA_REG_CDR_LOCK_TIMER = "1_2U",
        config int CP_PMA_REG_CDR_TURBO_MODE_TIMER = 1,
        config string CP_PMA_REG_CDR_LOCK_VAL = "FALSE",
        config string CP_PMA_REG_CDR_LOCK_OW = "FALSE",
        config string CP_PMA_REG_CDR_INT_SAT_DET_EN = "TRUE",
        config string CP_PMA_REG_CDR_SAT_AUTO_DIS = "TRUE",
        config string CP_PMA_REG_CDR_GAIN_AUTO = "FALSE",
        config string CP_PMA_REG_CDR_TURBO_GAIN_AUTO = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_171_167 = 0,
        config int CP_PMA_REG_RX_RESERVED_175_172 = 0,
        config string CP_PMA_REG_CDR_SAT_DET_STATUS_EN = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN = "FALSE",
        config string CP_PMA_REG_CDR_PI_CTRL_RST = "FALSE",
        config string CP_PMA_REG_CDR_PI_CTRL_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_RST = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_STICKY_RST = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_STICKY_RST_OW = "FALSE",
        config string CP_PMA_REG_CDR_SIGDET_STATUS_DIS = "FALSE",
        config int CP_PMA_REG_CDR_SAT_DET_TIMER = 2,
        config string CP_PMA_REG_CDR_SAT_DET_STATUS_VAL = "FALSE",
        config string CP_PMA_REG_CDR_SAT_DET_STATUS_OW = "FALSE",
        config string CP_PMA_REG_CDR_TURBO_MODE_EN = "TRUE",
        config string CP_PMA_REG_RX_RESERVED_190 = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_193_191 = 0,
        config string CP_PMA_REG_CDR_STATUS_FIFO_EN = "TRUE",
        config int CP_PMA_REG_PMA_TEST_SEL = 0,
        config int CP_PMA_REG_OOB_COMWAKE_GAP_MIN = 3,
        config int CP_PMA_REG_OOB_COMWAKE_GAP_MAX = 11,
        config int CP_PMA_REG_OOB_COMINIT_GAP_MIN = 15,
        config int CP_PMA_REG_OOB_COMINIT_GAP_MAX = 35,
        config int CP_PMA_REG_RX_RESERVED_227_226 = 1,
        config int CP_PMA_REG_COMWAKE_STATUS_CLEAR = 0,
        config int CP_PMA_REG_COMINIT_STATUS_CLEAR = 0,
        config string CP_PMA_REG_RX_SYNC_RST_N_EN = "FALSE",
        config string CP_PMA_REG_RX_SYNC_RST_N = "TRUE",
        config int CP_PMA_REG_RX_RESERVED_233_232 = 0,
        config int CP_PMA_REG_RX_RESERVED_235_234 = 0,
        config string CP_PMA_REG_RX_SATA_COMINIT_OW = "FALSE",
        config string CP_PMA_REG_RX_SATA_COMINIT = "FALSE",
        config string CP_PMA_REG_RX_SATA_COMWAKE_OW = "FALSE",
        config string CP_PMA_REG_RX_SATA_COMWAKE = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_241_240 = 0,
        config string CP_PMA_REG_RX_DCC_DISABLE = "FALSE",
        config string CP_PMA_REG_RX_RESERVED_243 = "FALSE",
        config string CP_PMA_REG_RX_SLIP_SEL_EN = "FALSE",
        config int CP_PMA_REG_RX_SLIP_SEL = 0,
        config string CP_PMA_REG_RX_SLIP_EN = "FALSE",
        config int CP_PMA_REG_RX_SIGDET_STATUS_SEL = 5,
        config string CP_PMA_REG_RX_SIGDET_FSM_RST_N = "TRUE",
        config string CP_PMA_REG_RX_RESERVED_254 = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_STATUS = "FALSE",
        config string CP_PMA_REG_RX_SIGDET_VTH = "27MV",
        config int CP_PMA_REG_RX_SIGDET_GRM = 0,
        config string CP_PMA_REG_RX_SIGDET_PULSE_EXT = "FALSE",
        config int CP_PMA_REG_RX_SIGDET_CH2_SEL = 0,
        config int CP_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW = 3,
        config string CP_PMA_REG_RX_SIGDET_CHK_WINDOW_EN = "TRUE",
        config int CP_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING = 4,
        config string CP_PMA_REG_SLIP_FIFO_INV_EN = "FALSE",
        config string CP_PMA_REG_SLIP_FIFO_INV = "POS_EDGE",
        config int CP_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL = 0,
        config int CP_PMA_REG_RX_SIGDET_4OOB_DET_SEL = 7,
        config int CP_PMA_REG_RX_RESERVED_285_283 = 0,
        config string CP_PMA_REG_RX_RESERVED_286 = "FALSE",
        config int CP_PMA_REG_RX_SIGDET_IC_I = 10,
        config string CP_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW = "FALSE",
        config string CP_PMA_REG_RX_OOB_DETECTOR_RESET_N = "FALSE",
        config string CP_PMA_REG_RX_OOB_DETECTOR_PD_OW = "FALSE",
        config string CP_PMA_REG_RX_OOB_DETECTOR_PD = "ON",
        config string CP_PMA_REG_RX_LS_MODE_EN = "FALSE",
        config string CP_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL = "FALSE",
        config string CP_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL = "FALSE",
        config int CP_PMA_REG_RX_EQ1_R_SET_TOP = 0,
        config int CP_PMA_REG_RX_EQ1_R_SET_FB = 0,
        config int CP_PMA_REG_RX_EQ1_C_SET_FB = 0,
        config string CP_PMA_REG_RX_EQ1_OFF = "FALSE",
        config int CP_PMA_REG_RX_EQ2_R_SET_TOP = 0,
        config int CP_PMA_REG_RX_EQ2_R_SET_FB = 0,
        config int CP_PMA_REG_RX_EQ2_C_SET_FB = 0,
        config string CP_PMA_REG_RX_EQ2_OFF = "FALSE",
        config int CP_PMA_REG_EQ_DAC = 0,
        config int CP_PMA_REG_RX_ICTRL_EQ = 2,
        config string CP_PMA_REG_EQ_DC_CALIB_EN = "FALSE",
        config string CP_PMA_REG_EQ_DC_CALIB_SEL = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_337_330 = 0,
        config int CP_PMA_REG_RX_RESERVED_345_338 = 0,
        config int CP_PMA_REG_RX_RESERVED_353_346 = 0,
        config int CP_PMA_REG_RX_RESERVED_361_354 = 0,
        config int CP_PMA_CTLE_CTRL_REG_I = 0,
        config string CP_PMA_CTLE_REG_FORCE_SEL_I = "FALSE",
        config string CP_PMA_CTLE_REG_HOLD_I = "FALSE",
        config int CP_PMA_CTLE_REG_INIT_DAC_I = 0,
        config string CP_PMA_CTLE_REG_POLARITY_I = "FALSE",
        config int CP_PMA_CTLE_REG_SHIFTER_GAIN_I = 0,
        config int CP_PMA_CTLE_REG_THRESHOLD_I = 0,
        config string CP_PMA_REG_RX_RES_TRIM_EN = "FALSE",
        config int CP_PMA_REG_RX_RESERVED_393_389 = 0,
        config string CP_PMA_CFG_RX_LANE_POWERUP = "OFF",
        config string CP_PMA_CFG_RX_PMA_RSTN = "FALSE",
        config string CP_PMA_INT_PMA_RX_MASK_0 = "FALSE",
        config string CP_PMA_INT_PMA_RX_CLR_0 = "FALSE",
        config string CP_PMA_CFG_CTLE_ADP_RSTN = "TRUE",
        config string CP_PMA_REG_TX_PD = "ON",
        config string CP_PMA_REG_TX_PD_OW = "TRUE",
        config string CP_PMA_REG_TX_MAIN_PRE_Z = "FALSE",
        config string CP_PMA_REG_TX_MAIN_PRE_Z_OW = "FALSE",
        config int CP_PMA_REG_TX_BEACON_TIMER_SEL = 0,
        config string CP_PMA_REG_TX_RXDET_REQ_OW = "FALSE",
        config string CP_PMA_REG_TX_RXDET_REQ = "FALSE",
        config string CP_PMA_REG_TX_BEACON_EN_OW = "FALSE",
        config string CP_PMA_REG_TX_BEACON_EN = "FALSE",
        config string CP_PMA_REG_TX_EI_EN_OW = "FALSE",
        config string CP_PMA_REG_TX_EI_EN = "FALSE",
        config string CP_PMA_REG_TX_BIT_CONV = "FALSE",
        config int CP_PMA_REG_TX_RES_CAL = 50,
        config string CP_PMA_REG_TX_RESERVED_19 = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_25_20 = 32,
        config int CP_PMA_REG_TX_RESERVED_33_26 = 0,
        config int CP_PMA_REG_TX_RESERVED_41_34 = 0,
        config int CP_PMA_REG_TX_RESERVED_49_42 = 0,
        config int CP_PMA_REG_TX_RESERVED_57_50 = 0,
        config string CP_PMA_REG_TX_SYNC_OW = "FALSE",
        config string CP_PMA_REG_TX_SYNC = "FALSE",
        config string CP_PMA_REG_TX_PD_POST = "OFF",
        config string CP_PMA_REG_TX_PD_POST_OW = "TRUE",
        config string CP_PMA_REG_TX_RESET_N_OW = "FALSE",
        config string CP_PMA_REG_TX_RESET_N = "TRUE",
        config string CP_PMA_REG_TX_RESERVED_64 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_65 = "TRUE",
        config string CP_PMA_REG_TX_BUSWIDTH_OW = "FALSE",
        config string CP_PMA_REG_TX_BUSWIDTH = "20BIT",
        config string CP_PMA_REG_PLL_READY_OW = "FALSE",
        config string CP_PMA_REG_PLL_READY = "TRUE",
        config string CP_PMA_REG_TX_RESERVED_72 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_73 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_74 = "FALSE",
        config int CP_PMA_REG_EI_PCLK_DELAY_SEL = 0,
        config string CP_PMA_REG_TX_RESERVED_77 = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_83_78 = 0,
        config int CP_PMA_REG_TX_RESERVED_89_84 = 0,
        config int CP_PMA_REG_TX_RESERVED_95_90 = 0,
        config int CP_PMA_REG_TX_RESERVED_101_96 = 0,
        config int CP_PMA_REG_TX_RESERVED_107_102 = 0,
        config int CP_PMA_REG_TX_RESERVED_113_108 = 0,
        config int CP_PMA_REG_TX_AMP_DAC0 = 25,
        config int CP_PMA_REG_TX_AMP_DAC1 = 19,
        config int CP_PMA_REG_TX_AMP_DAC2 = 14,
        config int CP_PMA_REG_TX_AMP_DAC3 = 9,
        config int CP_PMA_REG_TX_RESERVED_143_138 = 5,
        config int CP_PMA_REG_TX_MARGIN = 0,
        config string CP_PMA_REG_TX_MARGIN_OW = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_149_148 = 0,
        config string CP_PMA_REG_TX_RESERVED_150 = "FALSE",
        config string CP_PMA_REG_TX_SWING = "FALSE",
        config string CP_PMA_REG_TX_SWING_OW = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_153 = "FALSE",
        config string CP_PMA_REG_TX_RXDET_THRESHOLD = "84MV",
        config int CP_PMA_REG_TX_RESERVED_157_156 = 0,
        config string CP_PMA_REG_TX_BEACON_OSC_CTRL = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_160_159 = 0,
        config int CP_PMA_REG_TX_RESERVED_162_161 = 0,
        config string CP_PMA_REG_TX_TX2RX_SLPBACK_EN = "FALSE",
        config string CP_PMA_REG_TX_PCLK_EDGE_SEL = "FALSE",
        config string CP_PMA_REG_TX_RXDET_STATUS_OW = "FALSE",
        config string CP_PMA_REG_TX_RXDET_STATUS = "TRUE",
        config string CP_PMA_REG_TX_PRBS_GEN_EN = "FALSE",
        config string CP_PMA_REG_TX_PRBS_GEN_WIDTH_SEL = "20BIT",
        config string CP_PMA_REG_TX_PRBS_SEL = "PRBS7",
        config int CP_PMA_REG_TX_UDP_DATA_7_TO_0 = 5,
        config int CP_PMA_REG_TX_UDP_DATA_15_TO_8 = 235,
        config int CP_PMA_REG_TX_UDP_DATA_19_TO_16 = 3,
        config string CP_PMA_REG_TX_RESERVED_192 = "FALSE",
        config int CP_PMA_REG_TX_FIFO_WP_CTRL = 4,
        config string CP_PMA_REG_TX_FIFO_EN = "FALSE",
        config int CP_PMA_REG_TX_DATA_MUX_SEL = 0,
        config string CP_PMA_REG_TX_ERR_INSERT = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_203_200 = 0,
        config string CP_PMA_REG_TX_RESERVED_204 = "FALSE",
        config string CP_PMA_REG_TX_SATA_EN = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_207_206 = 0,
        config string CP_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW = "FALSE",
        config string CP_PMA_REG_RATE_CHANGE_TXPCLK_ON = "TRUE",
        config int CP_PMA_REG_TX_CFG_POST1 = 0,
        config int CP_PMA_REG_TX_CFG_POST2 = 0,
        config int CP_PMA_REG_TX_DEEMP = 0,
        config string CP_PMA_REG_TX_DEEMP_OW = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_224_223 = 0,
        config string CP_PMA_REG_TX_RESERVED_225 = "FALSE",
        config int CP_PMA_REG_TX_RESERVED_229_226 = 0,
        config int CP_PMA_REG_TX_OOB_DELAY_SEL = 0,
        config string CP_PMA_REG_TX_POLARITY = "NORMAL",
        config string CP_PMA_REG_ANA_TX_JTAG_DATA_O_SEL = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_236 = "FALSE",
        config string CP_PMA_REG_TX_LS_MODE_EN = "FALSE",
        config string CP_PMA_REG_TX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_PMA_REG_TX_JTAG_MODE_EN = "FALSE",
        config string CP_PMA_REG_RX_JTAG_MODE_EN_OW = "FALSE",
        config string CP_PMA_REG_RX_JTAG_MODE_EN = "FALSE",
        config string CP_PMA_REG_RX_JTAG_OE = "TRUE",
        config int CP_PMA_REG_RX_ACJTAG_VHYSTSEL = 0,
        config string CP_PMA_REG_TX_RES_CAL_EN = "FALSE",
        config int CP_PMA_REG_RX_TERM_MODE_CTRL = 4,
        config int CP_PMA_REG_TX_RESERVED_251_250 = 0,
        config string CP_PMA_REG_PLPBK_TXPCLK_EN = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_253 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_254 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_255 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_256 = "FALSE",
        config string CP_PMA_REG_TX_RESERVED_257 = "FALSE",
        config int CP_PMA_REG_TX_PH_SEL = 1,
        config int CP_PMA_REG_TX_CFG_PRE = 0,
        config int CP_PMA_REG_TX_CFG_MAIN = 0,
        config int CP_PMA_REG_CFG_POST = 0,
        config string CP_PMA_REG_PD_MAIN = "TRUE",
        config string CP_PMA_REG_PD_PRE = "TRUE",
        config string CP_PMA_REG_TX_LS_DATA = "FALSE",
        config int CP_PMA_REG_TX_DCC_BUF_SZ_SEL = 0,
        config int CP_PMA_REG_TX_DCC_CAL_CUR_TUNE = 0,
        config string CP_PMA_REG_TX_DCC_CAL_EN = "FALSE",
        config int CP_PMA_REG_TX_DCC_CUR_SS = 0,
        config string CP_PMA_REG_TX_DCC_FA_CTRL = "FALSE",
        config string CP_PMA_REG_TX_DCC_RI_CTRL = "FALSE",
        config int CP_PMA_REG_ATB_SEL_2_TO_0 = 0,
        config int CP_PMA_REG_ATB_SEL_9_TO_3 = 0,
        config int CP_PMA_REG_TX_CFG_7_TO_0 = 0,
        config int CP_PMA_REG_TX_CFG_15_TO_8 = 0,
        config int CP_PMA_REG_TX_CFG_23_TO_16 = 0,
        config int CP_PMA_REG_TX_CFG_31_TO_24 = 0,
        config string CP_PMA_REG_TX_OOB_EI_EN = "FALSE",
        config string CP_PMA_REG_TX_OOB_EI_EN_OW = "FALSE",
        config string CP_PMA_REG_TX_BEACON_EN_DELAYED = "FALSE",
        config string CP_PMA_REG_TX_BEACON_EN_DELAYED_OW = "FALSE",
        config string CP_PMA_REG_TX_JTAG_DATA = "FALSE",
        config int CP_PMA_REG_TX_RXDET_TIMER_SEL = 87,
        config int CP_PMA_REG_TX_CFG1_7_0 = 0,
        config int CP_PMA_REG_TX_CFG1_15_8 = 0,
        config int CP_PMA_REG_TX_CFG1_23_16 = 0,
        config int CP_PMA_REG_TX_CFG1_31_24 = 0,
        config string CP_PMA_REG_CFG_LANE_POWERUP = "OFF",
        config string CP_PMA_REG_CFG_PMA_POR_N = "TRUE",
        config string CP_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH = "FALSE",
        config string CP_PMA_REG_CFG_TX_LANE_POWERUP_PISO = "FALSE",
        config string CP_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER = "FALSE",
        config string CP_PMA_REG_CFG_TX_PMA_RSTN = "TRUE",
        config string CP_GRSN_DIS = "FALSE",
        config string CP_HSST_EN = "TRUE",
        config string CP_CFG_RSTN = "TRUE"
    );
    port
    (
        input FOR_PMA_TEST_SE_N[1:0],
        input FOR_PMA_TEST_CLK[1:0],
        input FOR_PMA_TEST_RSTN[1:0],
        input FOR_PMA_TEST_SI[1:0],
        input CFG_ADDR[11:0],
        input CFG_WDATA[7:0],
        input TDATA[45:0],
        input TX_DEEMP[1:0],
        input TX_RATE[2:0],
        input TX_BUSWIDTH[2:0],
        input TX_MARGIN[2:0],
        input RX_RATE[2:0],
        input RX_BUSWIDTH[2:0],
        input CIM_CLK_ALIGNER_RX[7:0],
        input CIM_CLK_ALIGNER_TX[7:0],
        input PLL_RES_TRIM_I[5:0],
        input TEST_SE_N,
        input TEST_MODE_N,
        input TEST_RSTN,
        input TEST_SI0,
        input TEST_SI1,
        input TEST_SI2,
        input TEST_SI3,
        input TEST_SI4,
        input FOR_PMA_TEST_MODE_N,
        input SYNC,
        input RATE_CHANGE,
        input PLL_RESET_I,
        input PLL_LOCK_SEL,
        input RX_CLK_FR_CORE,
        input RCLK2_FR_CORE,
        input TX_CLK_FR_CORE,
        input TCLK2_FR_CORE,
        input HSST_RST,
        input PCS_TX_RST,
        input PCS_RX_RST,
        input PCS_CB_RST,
        input RXGEAR_SLIP,
        input CFG_CLK,
        input CFG_RST,
        input CFG_PSEL,
        input CFG_ENABLE,
        input CFG_WRITE,
        input RX_POLARITY_INVERT,
        input CEB_ADETECT_EN,
        input PCS_MCB_EXT_EN,
        input PCS_NEAREND_LOOP,
        input PCS_FAREND_LOOP,
        input PMA_NEAREND_PLOOP,
        input PMA_NEAREND_SLOOP,
        input PMA_FAREND_PLOOP,
        input LANE_PD,
        input LANE_RST,
        input RX_LANE_PD,
        input RX_PMA_RST,
        input CTLE_ADP_RST,
        input TX_LS_DATA,
        input TX_BEACON_EN,
        input TX_SWING,
        input TX_RXDET_REQ,
        input TX_PMA_RST,
        input TX_LANE_PD_CLKPATH,
        input TX_LANE_PD_PISO,
        input TX_LANE_PD_DRIVER,
        input RX_HIGHZ,
        input CIM_DYN_DLY_SEL_RX,
        input CIM_DYN_DLY_SEL_TX,
        input CIM_START_ALIGN_RX,
        input CIM_START_ALIGN_TX,
        input MCB_RCLK,
        input RFIFO_EN_CB_CIN,
        input RFIFO_EN_AFTER_CTC_CIN,
        input RFIFO_EN_AFTER_CTC_GB_CIN,
        input RFIFO_EN_BRIDGE_CIN,
        input TFIFO_EN_PCS_TX_CIN,
        input TFIFO_EN_BRIDGE_CIN,
        input PCS_TCLK_EN_CIN,
        input GEAR_TCLK_EN_CIN,
        input PCS_WORD_ALIGN_EN,
        input APATTERN_MATCH_LSB_CIN,
        input APATTERN_MATCH_MSB_CIN,
        input APATTERN_STATUS_CIN,
        input APATTERN_SEACHING_PROC_CIN,
        input CB_RCLK_EN_CIN,
        input AFTER_CTC_RCLK_EN_CIN,
        input AFTER_CTC_RCLK_EN_GB_CIN,
        input SKIP_ADD_MCB_CIN,
        input SKIP_DEL_MCB_CIN,
        input SKIP_DEL_LSB_MCB_CIN,
        input SKIP_ADD_LSB_MCB_CIN,
        input CTC_RD_FIFO_CIN,
        input CLK_RX0,
        input CLK_RX90,
        input CLK_RX180,
        input CLK_RX270,
        input CLK_TXN,
        input CLK_TXP,
        input PLL_PD_I,
        input PLL_REFCLK_I,
        input PAD_RX_SDN,
        input PAD_RX_SDP,
        output FOR_PMA_TEST_SO[1:0],
        output CFG_RDATA[7:0],
        output TEST_STATUS[19:0],
        output RDATA[46:0],
        output TEST_SO0,
        output TEST_SO1,
        output TEST_SO2,
        output TEST_SO3,
        output TEST_SO4,
        output PMA_RCLK,
        output CFG_READY,
        output CFG_INT,
        output RCLK2FABRIC,
        output TCLK2FABRIC,
        output RX_SIGDET_STATUS,
        output RX_SATA_COMINIT,
        output RX_SATA_COMWAKE,
        output RX_LS_DATA,
        output RX_READY,
        output TX_RXDET_STATUS,
        output CA_ALIGN_RX,
        output CA_ALIGN_TX,
        output PCS_LSM_SYNCED,
        output PCS_RX_MCB_STATUS,
        output APATTERN_MATCH_LSB_COUT,
        output APATTERN_MATCH_MSB_COUT,
        output APATTERN_STATUS_COUT,
        output APATTERN_SEACHING_PROC_COUT,
        output RFIFO_EN_CB_COUT,
        output RFIFO_EN_BRIDGE_COUT,
        output RFIFO_EN_AFTER_CTC_COUT,
        output RFIFO_EN_AFTER_CTC_GB_COUT,
        output CB_RCLK_EN_COUT,
        output AFTER_CTC_RCLK_EN_COUT,
        output AFTER_CTC_RCLK_EN_GB_COUT,
        output TFIFO_EN_PCS_TX_COUT,
        output TFIFO_EN_BRIDGE_COUT,
        output PCS_TCLK_EN_COUT,
        output GEAR_TCLK_EN_COUT,
        output SKIP_ADD_MCB_COUT,
        output SKIP_DEL_MCB_COUT,
        output SKIP_ADD_LSB_MCB_COUT,
        output SKIP_DEL_LSB_MCB_COUT,
        output CTC_RD_FIFO_COUT,
        output PAD_TX_SDN,
        output PAD_TX_SDP,
        output TXPCLK_PLL
    );
};//prim device end

propagation pop of HSSTLP_LANE
{
    propagate ( CLK_TXN |-> TXPCLK_PLL );
};

timing hsstlp_lane_tnl of HSSTLP_LANE
{
    operator V_HSSTLP_LANE HSSTLP_LANE_LANE1
    parameter map
    (
        MUX_BIAS                                    =>     CP_MUX_BIAS                                            ,
        PD_CLK                                      =>     CP_PD_CLK                                              ,
        REG_SYNC                                    =>     CP_REG_SYNC                                            ,
        REG_SYNC_OW                                 =>     CP_REG_SYNC_OW                                         ,
        PLL_LOCK_OW                                 =>     CP_PLL_LOCK_OW                                         ,
        PLL_LOCK_OW_EN                              =>     CP_PLL_LOCK_OW_EN                                      ,
        PCS_SLAVE                                   =>     CP_PCS_SLAVE                                           ,
        PCS_BYPASS_WORD_ALIGN                       =>     CP_PCS_BYPASS_WORD_ALIGN                               ,
        PCS_BYPASS_DENC                             =>     CP_PCS_BYPASS_DENC                                     ,
        PCS_BYPASS_BONDING                          =>     CP_PCS_BYPASS_BONDING                                  ,
        PCS_BYPASS_CTC                              =>     CP_PCS_BYPASS_CTC                                      ,
        PCS_BYPASS_GEAR                             =>     CP_PCS_BYPASS_GEAR                                     ,
        PCS_BYPASS_BRIDGE                           =>     CP_PCS_BYPASS_BRIDGE                                   ,
        PCS_BYPASS_BRIDGE_FIFO                      =>     CP_PCS_BYPASS_BRIDGE_FIFO                              ,
        PCS_DATA_MODE                               =>     CP_PCS_DATA_MODE                                       ,
        PCS_RX_POLARITY_INV                         =>     CP_PCS_RX_POLARITY_INV                                 ,
        PCS_ALIGN_MODE                              =>     CP_PCS_ALIGN_MODE                                      ,
        PCS_SAMP_16B                                =>     CP_PCS_SAMP_16B                                        ,
        PCS_FARLP_PWR_REDUCTION                     =>     CP_PCS_FARLP_PWR_REDUCTION                             ,
        PCS_COMMA_REG0                              =>     CP_PCS_COMMA_REG0                                      ,
        PCS_COMMA_MASK                              =>     CP_PCS_COMMA_MASK                                      ,
        PCS_CEB_MODE                                =>     CP_PCS_CEB_MODE                                        ,
        PCS_CTC_MODE                                =>     CP_PCS_CTC_MODE                                        ,
        PCS_A_REG                                   =>     CP_PCS_A_REG                                           ,
        PCS_GE_AUTO_EN                              =>     CP_PCS_GE_AUTO_EN                                      ,
        PCS_SKIP_REG0                               =>     CP_PCS_SKIP_REG0                                       ,
        PCS_SKIP_REG1                               =>     CP_PCS_SKIP_REG1                                       ,
        PCS_SKIP_REG2                               =>     CP_PCS_SKIP_REG2                                       ,
        PCS_SKIP_REG3                               =>     CP_PCS_SKIP_REG3                                       ,
        PCS_DEC_DUAL                                =>     CP_PCS_DEC_DUAL                                        ,
        PCS_SPLIT                                   =>     CP_PCS_SPLIT                                           ,
        PCS_FIFOFLAG_CTC                            =>     CP_PCS_FIFOFLAG_CTC                                    ,
        PCS_COMMA_DET_MODE                          =>     CP_PCS_COMMA_DET_MODE                                  ,
        PCS_ERRDETECT_SILENCE                       =>     CP_PCS_ERRDETECT_SILENCE                               ,
        PCS_PMA_RCLK_POLINV                         =>     CP_PCS_PMA_RCLK_POLINV                                 ,
        PCS_PCS_RCLK_SEL                            =>     CP_PCS_PCS_RCLK_SEL                                    ,
        PCS_CB_RCLK_SEL                             =>     CP_PCS_CB_RCLK_SEL                                     ,
        PCS_AFTER_CTC_RCLK_SEL                      =>     CP_PCS_AFTER_CTC_RCLK_SEL                              ,
        PCS_RCLK_POLINV                             =>     CP_PCS_RCLK_POLINV                                     ,
        PCS_BRIDGE_RCLK_SEL                         =>     CP_PCS_BRIDGE_RCLK_SEL                                 ,
        PCS_PCS_RCLK_EN                             =>     CP_PCS_PCS_RCLK_EN                                     ,
        PCS_CB_RCLK_EN                              =>     CP_PCS_CB_RCLK_EN                                      ,
        PCS_AFTER_CTC_RCLK_EN                       =>     CP_PCS_AFTER_CTC_RCLK_EN                               ,
        PCS_AFTER_CTC_RCLK_EN_GB                    =>     CP_PCS_AFTER_CTC_RCLK_EN_GB                            ,
        PCS_PCS_RX_RSTN                             =>     CP_PCS_PCS_RX_RSTN                                     ,
        PCS_PCIE_SLAVE                              =>     CP_PCS_PCIE_SLAVE                                      ,
        PCS_RX_64B66B_67B                           =>     CP_PCS_RX_64B66B_67B                                   ,
        PCS_RX_BRIDGE_CLK_POLINV                    =>     CP_PCS_RX_BRIDGE_CLK_POLINV                            ,
        PCS_PCS_CB_RSTN                             =>     CP_PCS_PCS_CB_RSTN                                     ,
        PCS_TX_BRIDGE_GEAR_SEL                      =>     CP_PCS_TX_BRIDGE_GEAR_SEL                              ,
        PCS_TX_BYPASS_BRIDGE_UINT                   =>     CP_PCS_TX_BYPASS_BRIDGE_UINT                           ,
        PCS_TX_BYPASS_BRIDGE_FIFO                   =>     CP_PCS_TX_BYPASS_BRIDGE_FIFO                           ,
        PCS_TX_BYPASS_GEAR                          =>     CP_PCS_TX_BYPASS_GEAR                                  ,
        PCS_TX_BYPASS_ENC                           =>     CP_PCS_TX_BYPASS_ENC                                   ,
        PCS_TX_BYPASS_BIT_SLIP                      =>     CP_PCS_TX_BYPASS_BIT_SLIP                              ,
        PCS_TX_GEAR_SPLIT                           =>     CP_PCS_TX_GEAR_SPLIT                                   ,
        PCS_TX_DRIVE_REG_MODE                       =>     CP_PCS_TX_DRIVE_REG_MODE                               ,
        PCS_TX_BIT_SLIP_CYCLES                      =>     CP_PCS_TX_BIT_SLIP_CYCLES                              ,
        PCS_INT_TX_MASK_0                           =>     CP_PCS_INT_TX_MASK_0                                   ,
        PCS_INT_TX_MASK_1                           =>     CP_PCS_INT_TX_MASK_1                                   ,
        PCS_INT_TX_MASK_2                           =>     CP_PCS_INT_TX_MASK_2                                   ,
        PCS_INT_TX_CLR_0                            =>     CP_PCS_INT_TX_CLR_0                                    ,
        PCS_INT_TX_CLR_1                            =>     CP_PCS_INT_TX_CLR_1                                    ,
        PCS_INT_TX_CLR_2                            =>     CP_PCS_INT_TX_CLR_2                                    ,
        PCS_TX_PMA_TCLK_POLINV                      =>     CP_PCS_TX_PMA_TCLK_POLINV                              ,
        PCS_TX_PCS_CLK_EN_SEL                       =>     CP_PCS_TX_PCS_CLK_EN_SEL                               ,
        PCS_TX_BRIDGE_TCLK_SEL                      =>     CP_PCS_TX_BRIDGE_TCLK_SEL                              ,
        PCS_TX_TCLK_POLINV                          =>     CP_PCS_TX_TCLK_POLINV                                  ,
        PCS_PCS_TCLK_SEL                            =>     CP_PCS_PCS_TCLK_SEL                                    ,
        PCS_TX_PCS_TX_RSTN                          =>     CP_PCS_TX_PCS_TX_RSTN                                  ,
        PCS_TX_SLAVE                                =>     CP_PCS_TX_SLAVE                                        ,
        PCS_TX_GEAR_CLK_EN_SEL                      =>     CP_PCS_TX_GEAR_CLK_EN_SEL                              ,
        PCS_DATA_WIDTH_MODE                         =>     CP_PCS_DATA_WIDTH_MODE                                 ,
        PCS_TX_64B66B_67B                           =>     CP_PCS_TX_64B66B_67B                                   ,
        PCS_GEAR_TCLK_SEL                           =>     CP_PCS_GEAR_TCLK_SEL                                   ,
        PCS_TX_TCLK2FABRIC_SEL                      =>     CP_PCS_TX_TCLK2FABRIC_SEL                              ,
        PCS_TX_OUTZZ                                =>     CP_PCS_TX_OUTZZ                                        ,
        PCS_ENC_DUAL                                =>     CP_PCS_ENC_DUAL                                        ,
        PCS_TX_BITSLIP_DATA_MODE                    =>     CP_PCS_TX_BITSLIP_DATA_MODE                            ,
        PCS_TX_BRIDGE_CLK_POLINV                    =>     CP_PCS_TX_BRIDGE_CLK_POLINV                            ,
        PCS_COMMA_REG1                              =>     CP_PCS_COMMA_REG1                                      ,
        PCS_RAPID_IMAX                              =>     CP_PCS_RAPID_IMAX                                      ,
        PCS_RAPID_VMIN_1                            =>     CP_PCS_RAPID_VMIN_1                                    ,
        PCS_RAPID_VMIN_2                            =>     CP_PCS_RAPID_VMIN_2                                    ,
        PCS_RX_PRBS_MODE                            =>     CP_PCS_RX_PRBS_MODE                                    ,
        PCS_RX_ERRCNT_CLR                           =>     CP_PCS_RX_ERRCNT_CLR                                   ,
        PCS_PRBS_ERR_LPBK                           =>     CP_PCS_PRBS_ERR_LPBK                                   ,
        PCS_TX_PRBS_MODE                            =>     CP_PCS_TX_PRBS_MODE                                    ,
        PCS_TX_INSERT_ER                            =>     CP_PCS_TX_INSERT_ER                                    ,
        PCS_ENABLE_PRBS_GEN                         =>     CP_PCS_ENABLE_PRBS_GEN                                 ,
        PCS_DEFAULT_RADDR                           =>     CP_PCS_DEFAULT_RADDR                                   ,
        PCS_MASTER_CHECK_OFFSET                     =>     CP_PCS_MASTER_CHECK_OFFSET                             ,
        PCS_DELAY_SET                               =>     CP_PCS_DELAY_SET                                       ,
        PCS_SEACH_OFFSET                            =>     CP_PCS_SEACH_OFFSET                                    ,
        PCS_CEB_RAPIDLS_MMAX                        =>     CP_PCS_CEB_RAPIDLS_MMAX                                ,
        PCS_CTC_AFULL                               =>     CP_PCS_CTC_AFULL                                       ,
        PCS_CTC_AEMPTY                              =>     CP_PCS_CTC_AEMPTY                                      ,
        PCS_CTC_CONTI_SKP_SET                       =>     CP_PCS_CTC_CONTI_SKP_SET                               ,
        PCS_FAR_LOOP                                =>     CP_PCS_FAR_LOOP                                        ,
        PCS_NEAR_LOOP                               =>     CP_PCS_NEAR_LOOP                                       ,
        PCS_PMA_TX2RX_PLOOP_EN                      =>     CP_PCS_PMA_TX2RX_PLOOP_EN                              ,
        PCS_PMA_TX2RX_SLOOP_EN                      =>     CP_PCS_PMA_TX2RX_SLOOP_EN                              ,
        PCS_PMA_RX2TX_PLOOP_EN                      =>     CP_PCS_PMA_RX2TX_PLOOP_EN                              ,
        PCS_INT_RX_MASK_0                           =>     CP_PCS_INT_RX_MASK_0                                   ,
        PCS_INT_RX_MASK_1                           =>     CP_PCS_INT_RX_MASK_1                                   ,
        PCS_INT_RX_MASK_2                           =>     CP_PCS_INT_RX_MASK_2                                   ,
        PCS_INT_RX_MASK_3                           =>     CP_PCS_INT_RX_MASK_3                                   ,
        PCS_INT_RX_MASK_4                           =>     CP_PCS_INT_RX_MASK_4                                   ,
        PCS_INT_RX_MASK_5                           =>     CP_PCS_INT_RX_MASK_5                                   ,
        PCS_INT_RX_MASK_6                           =>     CP_PCS_INT_RX_MASK_6                                   ,
        PCS_INT_RX_MASK_7                           =>     CP_PCS_INT_RX_MASK_7                                   ,
        PCS_INT_RX_CLR_0                            =>     CP_PCS_INT_RX_CLR_0                                    ,
        PCS_INT_RX_CLR_1                            =>     CP_PCS_INT_RX_CLR_1                                    ,
        PCS_INT_RX_CLR_2                            =>     CP_PCS_INT_RX_CLR_2                                    ,
        PCS_INT_RX_CLR_3                            =>     CP_PCS_INT_RX_CLR_3                                    ,
        PCS_INT_RX_CLR_4                            =>     CP_PCS_INT_RX_CLR_4                                    ,
        PCS_INT_RX_CLR_5                            =>     CP_PCS_INT_RX_CLR_5                                    ,
        PCS_INT_RX_CLR_6                            =>     CP_PCS_INT_RX_CLR_6                                    ,
        PCS_INT_RX_CLR_7                            =>     CP_PCS_INT_RX_CLR_7                                    ,
        PCS_CA_RSTN_RX                              =>     CP_PCS_CA_RSTN_RX                                      ,
        PCS_CA_DYN_DLY_EN_RX                        =>     CP_PCS_CA_DYN_DLY_EN_RX                                ,
        PCS_CA_DYN_DLY_SEL_RX                       =>     CP_PCS_CA_DYN_DLY_SEL_RX                               ,
        PCS_CA_RX                                   =>     CP_PCS_CA_RX                                           ,
        PCS_CA_RSTN_TX                              =>     CP_PCS_CA_RSTN_TX                                      ,
        PCS_CA_DYN_DLY_EN_TX                        =>     CP_PCS_CA_DYN_DLY_EN_TX                                ,
        PCS_CA_DYN_DLY_SEL_TX                       =>     CP_PCS_CA_DYN_DLY_SEL_TX                               ,
        PCS_CA_TX                                   =>     CP_PCS_CA_TX                                           ,
        PCS_RXPRBS_PWR_REDUCTION                    =>     CP_PCS_RXPRBS_PWR_REDUCTION                            ,
        PCS_WDALIGN_PWR_REDUCTION                   =>     CP_PCS_WDALIGN_PWR_REDUCTION                           ,
        PCS_RXDEC_PWR_REDUCTION                     =>     CP_PCS_RXDEC_PWR_REDUCTION                             ,
        PCS_RXCB_PWR_REDUCTION                      =>     CP_PCS_RXCB_PWR_REDUCTION                              ,
        PCS_RXCTC_PWR_REDUCTION                     =>     CP_PCS_RXCTC_PWR_REDUCTION                             ,
        PCS_RXGEAR_PWR_REDUCTION                    =>     CP_PCS_RXGEAR_PWR_REDUCTION                            ,
        PCS_RXBRG_PWR_REDUCTION                     =>     CP_PCS_RXBRG_PWR_REDUCTION                             ,
        PCS_RXTEST_PWR_REDUCTION                    =>     CP_PCS_RXTEST_PWR_REDUCTION                            ,
        PCS_TXBRG_PWR_REDUCTION                    =>     CP_PCS_TXBRG_PWR_REDUCTION                            ,
        PCS_TXGEAR_PWR_REDUCTION                   =>     CP_PCS_TXGEAR_PWR_REDUCTION                           ,
        PCS_TXENC_PWR_REDUCTION                    =>     CP_PCS_TXENC_PWR_REDUCTION                            ,
        PCS_TXBSLP_PWR_REDUCTION                   =>     CP_PCS_TXBSLP_PWR_REDUCTION                           ,
        PCS_TXPRBS_PWR_REDUCTION                   =>     CP_PCS_TXPRBS_PWR_REDUCTION                           ,
        PMA_REG_RX_PD                               =>     CP_PMA_REG_RX_PD                                       ,
        PMA_REG_RX_PD_EN                            =>     CP_PMA_REG_RX_PD_EN                                    ,
        PMA_REG_RX_RESERVED_2                       =>     CP_PMA_REG_RX_RESERVED_2                               ,
        PMA_REG_RX_RESERVED_3                       =>     CP_PMA_REG_RX_RESERVED_3                               ,
        PMA_REG_RX_DATAPATH_PD                      =>     CP_PMA_REG_RX_DATAPATH_PD                              ,
        PMA_REG_RX_DATAPATH_PD_EN                   =>     CP_PMA_REG_RX_DATAPATH_PD_EN                           ,
        PMA_REG_RX_SIGDET_PD                        =>     CP_PMA_REG_RX_SIGDET_PD                                ,
        PMA_REG_RX_SIGDET_PD_EN                     =>     CP_PMA_REG_RX_SIGDET_PD_EN                             ,
        PMA_REG_RX_DCC_RST_N                        =>     CP_PMA_REG_RX_DCC_RST_N                                ,
        PMA_REG_RX_DCC_RST_N_EN                     =>     CP_PMA_REG_RX_DCC_RST_N_EN                             ,
        PMA_REG_RX_CDR_RST_N                        =>     CP_PMA_REG_RX_CDR_RST_N                                ,
        PMA_REG_RX_CDR_RST_N_EN                     =>     CP_PMA_REG_RX_CDR_RST_N_EN                             ,
        PMA_REG_RX_SIGDET_RST_N                     =>     CP_PMA_REG_RX_SIGDET_RST_N                             ,
        PMA_REG_RX_SIGDET_RST_N_EN                  =>     CP_PMA_REG_RX_SIGDET_RST_N_EN                          ,
        PMA_REG_RXPCLK_SLIP                         =>     CP_PMA_REG_RXPCLK_SLIP                                 ,
        PMA_REG_RXPCLK_SLIP_OW                      =>     CP_PMA_REG_RXPCLK_SLIP_OW                              ,
        PMA_REG_RX_PCLKSWITCH_RST_N                 =>     CP_PMA_REG_RX_PCLKSWITCH_RST_N                         ,
        PMA_REG_RX_PCLKSWITCH_RST_N_EN              =>     CP_PMA_REG_RX_PCLKSWITCH_RST_N_EN                      ,
        PMA_REG_RX_PCLKSWITCH                       =>     CP_PMA_REG_RX_PCLKSWITCH                               ,
        PMA_REG_RX_PCLKSWITCH_EN                    =>     CP_PMA_REG_RX_PCLKSWITCH_EN                            ,
        PMA_REG_RX_HIGHZ                            =>     CP_PMA_REG_RX_HIGHZ                                    ,
        PMA_REG_RX_HIGHZ_EN                         =>     CP_PMA_REG_RX_HIGHZ_EN                                 ,
        PMA_REG_RX_SIGDET_CLK_WINDOW                =>     CP_PMA_REG_RX_SIGDET_CLK_WINDOW                        ,
        PMA_REG_RX_SIGDET_CLK_WINDOW_OW             =>     CP_PMA_REG_RX_SIGDET_CLK_WINDOW_OW                     ,
        PMA_REG_RX_PD_BIAS_RX                       =>     CP_PMA_REG_RX_PD_BIAS_RX                               ,
        PMA_REG_RX_PD_BIAS_RX_OW                    =>     CP_PMA_REG_RX_PD_BIAS_RX_OW                            ,
        PMA_REG_RX_RESET_N                          =>     CP_PMA_REG_RX_RESET_N                                  ,
        PMA_REG_RX_RESET_N_OW                       =>     CP_PMA_REG_RX_RESET_N_OW                               ,
        PMA_REG_RX_RESERVED_29_28                   =>     CP_PMA_REG_RX_RESERVED_29_28                           ,
        PMA_REG_RX_BUSWIDTH                         =>     CP_PMA_REG_RX_BUSWIDTH                                 ,
        PMA_REG_RX_BUSWIDTH_EN                      =>     CP_PMA_REG_RX_BUSWIDTH_EN                              ,
        PMA_REG_RX_RATE                             =>     CP_PMA_REG_RX_RATE                                     ,
        PMA_REG_RX_RESERVED_36                      =>     CP_PMA_REG_RX_RESERVED_36                              ,
        PMA_REG_RX_RATE_EN                          =>     CP_PMA_REG_RX_RATE_EN                                  ,
        PMA_REG_RX_RES_TRIM                         =>     CP_PMA_REG_RX_RES_TRIM                                 ,
        PMA_REG_RX_RESERVED_44                      =>     CP_PMA_REG_RX_RESERVED_44                              ,
        PMA_REG_RX_RESERVED_45                      =>     CP_PMA_REG_RX_RESERVED_45                              ,
        PMA_REG_RX_SIGDET_STATUS_EN                 =>     CP_PMA_REG_RX_SIGDET_STATUS_EN                         ,
        PMA_REG_RX_RESERVED_48_47                   =>     CP_PMA_REG_RX_RESERVED_48_47                           ,
        PMA_REG_RX_ICTRL_SIGDET                     =>     CP_PMA_REG_RX_ICTRL_SIGDET                             ,
        PMA_REG_CDR_READY_THD                       =>     CP_PMA_REG_CDR_READY_THD                               ,
        PMA_REG_RX_RESERVED_65                      =>     CP_PMA_REG_RX_RESERVED_65                              ,
        PMA_REG_RX_PCLK_EDGE_SEL                    =>     CP_PMA_REG_RX_PCLK_EDGE_SEL                            ,
        PMA_REG_RX_PIBUF_IC                         =>     CP_PMA_REG_RX_PIBUF_IC                                 ,
        PMA_REG_RX_RESERVED_69                      =>     CP_PMA_REG_RX_RESERVED_69                              ,
        PMA_REG_RX_DCC_IC_RX                        =>     CP_PMA_REG_RX_DCC_IC_RX                                ,
        PMA_REG_CDR_READY_CHECK_CTRL                =>     CP_PMA_REG_CDR_READY_CHECK_CTRL                        ,
        PMA_REG_RX_ICTRL_TRX                        =>     CP_PMA_REG_RX_ICTRL_TRX                                ,
        PMA_REG_RX_RESERVED_77_76                   =>     CP_PMA_REG_RX_RESERVED_77_76                           ,
        PMA_REG_RX_RESERVED_79_78                   =>     CP_PMA_REG_RX_RESERVED_79_78                           ,
        PMA_REG_RX_RESERVED_81_80                   =>     CP_PMA_REG_RX_RESERVED_81_80                           ,
        PMA_REG_RX_ICTRL_PIBUF                      =>     CP_PMA_REG_RX_ICTRL_PIBUF                              ,
        PMA_REG_RX_ICTRL_PI                         =>     CP_PMA_REG_RX_ICTRL_PI                                 ,
        PMA_REG_RX_ICTRL_DCC                        =>     CP_PMA_REG_RX_ICTRL_DCC                                ,
        PMA_REG_RX_RESERVED_89_88                   =>     CP_PMA_REG_RX_RESERVED_89_88                           ,
        PMA_REG_TX_RATE                             =>     CP_PMA_REG_TX_RATE                                     ,
        PMA_REG_RX_RESERVED_92                      =>     CP_PMA_REG_RX_RESERVED_92                              ,
        PMA_REG_TX_RATE_EN                          =>     CP_PMA_REG_TX_RATE_EN                                  ,
        PMA_REG_RX_TX2RX_PLPBK_RST_N                =>     CP_PMA_REG_RX_TX2RX_PLPBK_RST_N                        ,
        PMA_REG_RX_TX2RX_PLPBK_RST_N_EN             =>     CP_PMA_REG_RX_TX2RX_PLPBK_RST_N_EN                     ,
        PMA_REG_RX_TX2RX_PLPBK_EN                   =>     CP_PMA_REG_RX_TX2RX_PLPBK_EN                           ,
        PMA_REG_TXCLK_SEL                           =>     CP_PMA_REG_TXCLK_SEL                                   ,
        PMA_REG_RX_DATA_POLARITY                    =>     CP_PMA_REG_RX_DATA_POLARITY                            ,
        PMA_REG_RX_ERR_INSERT                       =>     CP_PMA_REG_RX_ERR_INSERT                               ,
        PMA_REG_UDP_CHK_EN                          =>     CP_PMA_REG_UDP_CHK_EN                                  ,
        PMA_REG_PRBS_SEL                            =>     CP_PMA_REG_PRBS_SEL                                    ,
        PMA_REG_PRBS_CHK_EN                         =>     CP_PMA_REG_PRBS_CHK_EN                                 ,
        PMA_REG_PRBS_CHK_WIDTH_SEL                  =>     CP_PMA_REG_PRBS_CHK_WIDTH_SEL                          ,
        PMA_REG_BIST_CHK_PAT_SEL                    =>     CP_PMA_REG_BIST_CHK_PAT_SEL                            ,
        PMA_REG_LOAD_ERR_CNT                        =>     CP_PMA_REG_LOAD_ERR_CNT                                ,
        PMA_REG_CHK_COUNTER_EN                      =>     CP_PMA_REG_CHK_COUNTER_EN                              ,
        PMA_REG_CDR_PROP_GAIN                       =>     CP_PMA_REG_CDR_PROP_GAIN                               ,
        PMA_REG_CDR_PROP_TURBO_GAIN                 =>     CP_PMA_REG_CDR_PROP_TURBO_GAIN                         ,
        PMA_REG_CDR_INT_GAIN                        =>     CP_PMA_REG_CDR_INT_GAIN                                ,
        PMA_REG_CDR_INT_TURBO_GAIN                  =>     CP_PMA_REG_CDR_INT_TURBO_GAIN                          ,
        PMA_REG_CDR_INT_SAT_MAX                     =>     CP_PMA_REG_CDR_INT_SAT_MAX                             ,
        PMA_REG_CDR_INT_SAT_MIN                     =>     CP_PMA_REG_CDR_INT_SAT_MIN                             ,
        PMA_REG_CDR_INT_RST                         =>     CP_PMA_REG_CDR_INT_RST                                 ,
        PMA_REG_CDR_INT_RST_OW                      =>     CP_PMA_REG_CDR_INT_RST_OW                              ,
        PMA_REG_CDR_PROP_RST                        =>     CP_PMA_REG_CDR_PROP_RST                                ,
        PMA_REG_CDR_PROP_RST_OW                     =>     CP_PMA_REG_CDR_PROP_RST_OW                             ,
        PMA_REG_CDR_LOCK_RST                        =>     CP_PMA_REG_CDR_LOCK_RST                                ,
        PMA_REG_CDR_LOCK_RST_OW                     =>     CP_PMA_REG_CDR_LOCK_RST_OW                             ,
        PMA_REG_CDR_RX_PI_FORCE_SEL                 =>     CP_PMA_REG_CDR_RX_PI_FORCE_SEL                         ,
        PMA_REG_CDR_RX_PI_FORCE_D                   =>     CP_PMA_REG_CDR_RX_PI_FORCE_D                           ,
        PMA_REG_CDR_LOCK_TIMER                      =>     CP_PMA_REG_CDR_LOCK_TIMER                              ,
        PMA_REG_CDR_TURBO_MODE_TIMER                =>     CP_PMA_REG_CDR_TURBO_MODE_TIMER                        ,
        PMA_REG_CDR_LOCK_VAL                        =>     CP_PMA_REG_CDR_LOCK_VAL                                ,
        PMA_REG_CDR_LOCK_OW                         =>     CP_PMA_REG_CDR_LOCK_OW                                 ,
        PMA_REG_CDR_INT_SAT_DET_EN                  =>     CP_PMA_REG_CDR_INT_SAT_DET_EN                          ,
        PMA_REG_CDR_SAT_AUTO_DIS                    =>     CP_PMA_REG_CDR_SAT_AUTO_DIS                            ,
        PMA_REG_CDR_GAIN_AUTO                       =>     CP_PMA_REG_CDR_GAIN_AUTO                               ,
        PMA_REG_CDR_TURBO_GAIN_AUTO                 =>     CP_PMA_REG_CDR_TURBO_GAIN_AUTO                         ,
        PMA_REG_RX_RESERVED_171_167                 =>     CP_PMA_REG_RX_RESERVED_171_167                         ,
        PMA_REG_RX_RESERVED_175_172                 =>     CP_PMA_REG_RX_RESERVED_175_172                         ,
        PMA_REG_CDR_SAT_DET_STATUS_EN               =>     CP_PMA_REG_CDR_SAT_DET_STATUS_EN                       ,
        PMA_REG_CDR_SAT_DET_STATUS_RESET_EN         =>     CP_PMA_REG_CDR_SAT_DET_STATUS_RESET_EN                 ,
        PMA_REG_CDR_PI_CTRL_RST                     =>     CP_PMA_REG_CDR_PI_CTRL_RST                             ,
        PMA_REG_CDR_PI_CTRL_RST_OW                  =>     CP_PMA_REG_CDR_PI_CTRL_RST_OW                          ,
        PMA_REG_CDR_SAT_DET_RST                     =>     CP_PMA_REG_CDR_SAT_DET_RST                             ,
        PMA_REG_CDR_SAT_DET_RST_OW                  =>     CP_PMA_REG_CDR_SAT_DET_RST_OW                          ,
        PMA_REG_CDR_SAT_DET_STICKY_RST              =>     CP_PMA_REG_CDR_SAT_DET_STICKY_RST                      ,
        PMA_REG_CDR_SAT_DET_STICKY_RST_OW           =>     CP_PMA_REG_CDR_SAT_DET_STICKY_RST_OW                   ,
        PMA_REG_CDR_SIGDET_STATUS_DIS               =>     CP_PMA_REG_CDR_SIGDET_STATUS_DIS                       ,
        PMA_REG_CDR_SAT_DET_TIMER                   =>     CP_PMA_REG_CDR_SAT_DET_TIMER                           ,
        PMA_REG_CDR_SAT_DET_STATUS_VAL              =>     CP_PMA_REG_CDR_SAT_DET_STATUS_VAL                      ,
        PMA_REG_CDR_SAT_DET_STATUS_OW               =>     CP_PMA_REG_CDR_SAT_DET_STATUS_OW                       ,
        PMA_REG_CDR_TURBO_MODE_EN                   =>     CP_PMA_REG_CDR_TURBO_MODE_EN                           ,
        PMA_REG_RX_RESERVED_190                     =>     CP_PMA_REG_RX_RESERVED_190                             ,
        PMA_REG_RX_RESERVED_193_191                 =>     CP_PMA_REG_RX_RESERVED_193_191                         ,
        PMA_REG_CDR_STATUS_FIFO_EN                  =>     CP_PMA_REG_CDR_STATUS_FIFO_EN                          ,
        PMA_REG_PMA_TEST_SEL                        =>     CP_PMA_REG_PMA_TEST_SEL                                ,
        PMA_REG_OOB_COMWAKE_GAP_MIN                 =>     CP_PMA_REG_OOB_COMWAKE_GAP_MIN                         ,
        PMA_REG_OOB_COMWAKE_GAP_MAX                 =>     CP_PMA_REG_OOB_COMWAKE_GAP_MAX                         ,
        PMA_REG_OOB_COMINIT_GAP_MIN                 =>     CP_PMA_REG_OOB_COMINIT_GAP_MIN                         ,
        PMA_REG_OOB_COMINIT_GAP_MAX                 =>     CP_PMA_REG_OOB_COMINIT_GAP_MAX                         ,
        PMA_REG_RX_RESERVED_227_226                 =>     CP_PMA_REG_RX_RESERVED_227_226                         ,
        PMA_REG_COMWAKE_STATUS_CLEAR                =>     CP_PMA_REG_COMWAKE_STATUS_CLEAR                        ,
        PMA_REG_COMINIT_STATUS_CLEAR                =>     CP_PMA_REG_COMINIT_STATUS_CLEAR                        ,
        PMA_REG_RX_SYNC_RST_N_EN                    =>     CP_PMA_REG_RX_SYNC_RST_N_EN                            ,
        PMA_REG_RX_SYNC_RST_N                       =>     CP_PMA_REG_RX_SYNC_RST_N                               ,
        PMA_REG_RX_RESERVED_233_232                 =>     CP_PMA_REG_RX_RESERVED_233_232                         ,
        PMA_REG_RX_RESERVED_235_234                 =>     CP_PMA_REG_RX_RESERVED_235_234                         ,
        PMA_REG_RX_SATA_COMINIT_OW                  =>     CP_PMA_REG_RX_SATA_COMINIT_OW                          ,
        PMA_REG_RX_SATA_COMINIT                     =>     CP_PMA_REG_RX_SATA_COMINIT                             ,
        PMA_REG_RX_SATA_COMWAKE_OW                  =>     CP_PMA_REG_RX_SATA_COMWAKE_OW                          ,
        PMA_REG_RX_SATA_COMWAKE                     =>     CP_PMA_REG_RX_SATA_COMWAKE                             ,
        PMA_REG_RX_RESERVED_241_240                 =>     CP_PMA_REG_RX_RESERVED_241_240                         ,
        PMA_REG_RX_DCC_DISABLE                      =>     CP_PMA_REG_RX_DCC_DISABLE                              ,
        PMA_REG_RX_RESERVED_243                     =>     CP_PMA_REG_RX_RESERVED_243                             ,
        PMA_REG_RX_SLIP_SEL_EN                      =>     CP_PMA_REG_RX_SLIP_SEL_EN                              ,
        PMA_REG_RX_SLIP_SEL                         =>     CP_PMA_REG_RX_SLIP_SEL                                 ,
        PMA_REG_RX_SLIP_EN                          =>     CP_PMA_REG_RX_SLIP_EN                                  ,
        PMA_REG_RX_SIGDET_STATUS_SEL                =>     CP_PMA_REG_RX_SIGDET_STATUS_SEL                        ,
        PMA_REG_RX_SIGDET_FSM_RST_N                 =>     CP_PMA_REG_RX_SIGDET_FSM_RST_N                         ,
        PMA_REG_RX_RESERVED_254                     =>     CP_PMA_REG_RX_RESERVED_254                             ,
        PMA_REG_RX_SIGDET_STATUS                    =>     CP_PMA_REG_RX_SIGDET_STATUS                            ,
        PMA_REG_RX_SIGDET_VTH                       =>     CP_PMA_REG_RX_SIGDET_VTH                               ,
        PMA_REG_RX_SIGDET_GRM                       =>     CP_PMA_REG_RX_SIGDET_GRM                               ,
        PMA_REG_RX_SIGDET_PULSE_EXT                 =>     CP_PMA_REG_RX_SIGDET_PULSE_EXT                         ,
        PMA_REG_RX_SIGDET_CH2_SEL                   =>     CP_PMA_REG_RX_SIGDET_CH2_SEL                           ,
        PMA_REG_RX_SIGDET_CH2_CHK_WINDOW            =>     CP_PMA_REG_RX_SIGDET_CH2_CHK_WINDOW                    ,
        PMA_REG_RX_SIGDET_CHK_WINDOW_EN             =>     CP_PMA_REG_RX_SIGDET_CHK_WINDOW_EN                     ,
        PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING       =>     CP_PMA_REG_RX_SIGDET_NOSIG_COUNT_SETTING               ,
        PMA_REG_SLIP_FIFO_INV_EN                    =>     CP_PMA_REG_SLIP_FIFO_INV_EN                            ,
        PMA_REG_SLIP_FIFO_INV                       =>     CP_PMA_REG_SLIP_FIFO_INV                               ,
        PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL         =>     CP_PMA_REG_RX_SIGDET_OOB_DET_COUNT_VAL                 ,
        PMA_REG_RX_SIGDET_4OOB_DET_SEL              =>     CP_PMA_REG_RX_SIGDET_4OOB_DET_SEL                      ,
        PMA_REG_RX_RESERVED_285_283                 =>     CP_PMA_REG_RX_RESERVED_285_283                         ,
        PMA_REG_RX_RESERVED_286                     =>     CP_PMA_REG_RX_RESERVED_286                             ,
        PMA_REG_RX_SIGDET_IC_I                      =>     CP_PMA_REG_RX_SIGDET_IC_I                              ,
        PMA_REG_RX_OOB_DETECTOR_RESET_N_OW          =>     CP_PMA_REG_RX_OOB_DETECTOR_RESET_N_OW                  ,
        PMA_REG_RX_OOB_DETECTOR_RESET_N             =>     CP_PMA_REG_RX_OOB_DETECTOR_RESET_N                     ,
        PMA_REG_RX_OOB_DETECTOR_PD_OW               =>     CP_PMA_REG_RX_OOB_DETECTOR_PD_OW                       ,
        PMA_REG_RX_OOB_DETECTOR_PD                  =>     CP_PMA_REG_RX_OOB_DETECTOR_PD                          ,
        PMA_REG_RX_LS_MODE_EN                       =>     CP_PMA_REG_RX_LS_MODE_EN                               ,
        PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL           =>     CP_PMA_REG_ANA_RX_EQ1_R_SET_FB_O_SEL                   ,
        PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL           =>     CP_PMA_REG_ANA_RX_EQ2_R_SET_FB_O_SEL                   ,
        PMA_REG_RX_EQ1_R_SET_TOP                    =>     CP_PMA_REG_RX_EQ1_R_SET_TOP                            ,
        PMA_REG_RX_EQ1_R_SET_FB                     =>     CP_PMA_REG_RX_EQ1_R_SET_FB                             ,
        PMA_REG_RX_EQ1_C_SET_FB                     =>     CP_PMA_REG_RX_EQ1_C_SET_FB                             ,
        PMA_REG_RX_EQ1_OFF                          =>     CP_PMA_REG_RX_EQ1_OFF                                  ,
        PMA_REG_RX_EQ2_R_SET_TOP                    =>     CP_PMA_REG_RX_EQ2_R_SET_TOP                            ,
        PMA_REG_RX_EQ2_R_SET_FB                     =>     CP_PMA_REG_RX_EQ2_R_SET_FB                             ,
        PMA_REG_RX_EQ2_C_SET_FB                     =>     CP_PMA_REG_RX_EQ2_C_SET_FB                             ,
        PMA_REG_RX_EQ2_OFF                          =>     CP_PMA_REG_RX_EQ2_OFF                                  ,
        PMA_REG_EQ_DAC                              =>     CP_PMA_REG_EQ_DAC                                      ,
        PMA_REG_RX_ICTRL_EQ                         =>     CP_PMA_REG_RX_ICTRL_EQ                                 ,
        PMA_REG_EQ_DC_CALIB_EN                      =>     CP_PMA_REG_EQ_DC_CALIB_EN                              ,
        PMA_REG_EQ_DC_CALIB_SEL                     =>     CP_PMA_REG_EQ_DC_CALIB_SEL                             ,
        PMA_REG_RX_RESERVED_337_330                 =>     CP_PMA_REG_RX_RESERVED_337_330                         ,
        PMA_REG_RX_RESERVED_345_338                 =>     CP_PMA_REG_RX_RESERVED_345_338                         ,
        PMA_REG_RX_RESERVED_353_346                 =>     CP_PMA_REG_RX_RESERVED_353_346                         ,
        PMA_REG_RX_RESERVED_361_354                 =>     CP_PMA_REG_RX_RESERVED_361_354                         ,
        PMA_CTLE_CTRL_REG_I                         =>     CP_PMA_CTLE_CTRL_REG_I                                 ,
        PMA_CTLE_REG_FORCE_SEL_I                    =>     CP_PMA_CTLE_REG_FORCE_SEL_I                            ,
        PMA_CTLE_REG_HOLD_I                         =>     CP_PMA_CTLE_REG_HOLD_I                                 ,
        PMA_CTLE_REG_INIT_DAC_I                     =>     CP_PMA_CTLE_REG_INIT_DAC_I                             ,
        PMA_CTLE_REG_POLARITY_I                     =>     CP_PMA_CTLE_REG_POLARITY_I                             ,
        PMA_CTLE_REG_SHIFTER_GAIN_I                 =>     CP_PMA_CTLE_REG_SHIFTER_GAIN_I                         ,
        PMA_CTLE_REG_THRESHOLD_I                    =>     CP_PMA_CTLE_REG_THRESHOLD_I                            ,
        PMA_REG_RX_RES_TRIM_EN                      =>     CP_PMA_REG_RX_RES_TRIM_EN                              ,
        PMA_REG_RX_RESERVED_393_389                 =>     CP_PMA_REG_RX_RESERVED_393_389                         ,
        PMA_CFG_RX_LANE_POWERUP                     =>     CP_PMA_CFG_RX_LANE_POWERUP                             ,
        PMA_CFG_RX_PMA_RSTN                         =>     CP_PMA_CFG_RX_PMA_RSTN                                 ,
        PMA_INT_PMA_RX_MASK_0                       =>     CP_PMA_INT_PMA_RX_MASK_0                               ,
        PMA_INT_PMA_RX_CLR_0                        =>     CP_PMA_INT_PMA_RX_CLR_0                                ,
        PMA_CFG_CTLE_ADP_RSTN                       =>     CP_PMA_CFG_CTLE_ADP_RSTN                               ,
        PMA_REG_TX_PD                               =>     CP_PMA_REG_TX_PD                                       ,
        PMA_REG_TX_PD_OW                            =>     CP_PMA_REG_TX_PD_OW                                    ,
        PMA_REG_TX_MAIN_PRE_Z                       =>     CP_PMA_REG_TX_MAIN_PRE_Z                               ,
        PMA_REG_TX_MAIN_PRE_Z_OW                    =>     CP_PMA_REG_TX_MAIN_PRE_Z_OW                            ,
        PMA_REG_TX_BEACON_TIMER_SEL                 =>     CP_PMA_REG_TX_BEACON_TIMER_SEL                         ,
        PMA_REG_TX_RXDET_REQ_OW                     =>     CP_PMA_REG_TX_RXDET_REQ_OW                             ,
        PMA_REG_TX_RXDET_REQ                        =>     CP_PMA_REG_TX_RXDET_REQ                                ,
        PMA_REG_TX_BEACON_EN_OW                     =>     CP_PMA_REG_TX_BEACON_EN_OW                             ,
        PMA_REG_TX_BEACON_EN                        =>     CP_PMA_REG_TX_BEACON_EN                                ,
        PMA_REG_TX_EI_EN_OW                         =>     CP_PMA_REG_TX_EI_EN_OW                                 ,
        PMA_REG_TX_EI_EN                            =>     CP_PMA_REG_TX_EI_EN                                    ,
        PMA_REG_TX_BIT_CONV                         =>     CP_PMA_REG_TX_BIT_CONV                                 ,
        PMA_REG_TX_RES_CAL                          =>     CP_PMA_REG_TX_RES_CAL                                  ,
        PMA_REG_TX_RESERVED_19                      =>     CP_PMA_REG_TX_RESERVED_19                              ,
        PMA_REG_TX_RESERVED_25_20                  =>     CP_PMA_REG_TX_RESERVED_25_20                           ,
        PMA_REG_TX_RESERVED_33_26                   =>     CP_PMA_REG_TX_RESERVED_33_26                           ,
        PMA_REG_TX_RESERVED_41_34                   =>     CP_PMA_REG_TX_RESERVED_41_34                           ,
        PMA_REG_TX_RESERVED_49_42                   =>     CP_PMA_REG_TX_RESERVED_49_42                           ,
        PMA_REG_TX_RESERVED_57_50                   =>     CP_PMA_REG_TX_RESERVED_57_50                           ,
        PMA_REG_TX_SYNC_OW                          =>     CP_PMA_REG_TX_SYNC_OW                                  ,
        PMA_REG_TX_SYNC                             =>     CP_PMA_REG_TX_SYNC                                     ,
        PMA_REG_TX_PD_POST                          =>     CP_PMA_REG_TX_PD_POST                                  ,
        PMA_REG_TX_PD_POST_OW                       =>     CP_PMA_REG_TX_PD_POST_OW                               ,
        PMA_REG_TX_RESET_N_OW                       =>     CP_PMA_REG_TX_RESET_N_OW                               ,
        PMA_REG_TX_RESET_N                          =>     CP_PMA_REG_TX_RESET_N                                  ,
        PMA_REG_TX_RESERVED_64                      =>     CP_PMA_REG_TX_RESERVED_64                              ,
        PMA_REG_TX_RESERVED_65                      =>     CP_PMA_REG_TX_RESERVED_65                              ,
        PMA_REG_TX_BUSWIDTH_OW                      =>     CP_PMA_REG_TX_BUSWIDTH_OW                              ,
        PMA_REG_TX_BUSWIDTH                         =>     CP_PMA_REG_TX_BUSWIDTH                                 ,
        PMA_REG_PLL_READY_OW                        =>     CP_PMA_REG_PLL_READY_OW                                ,
        PMA_REG_PLL_READY                           =>     CP_PMA_REG_PLL_READY                                   ,
        PMA_REG_TX_RESERVED_72                      =>     CP_PMA_REG_TX_RESERVED_72                              ,
        PMA_REG_TX_RESERVED_73                      =>     CP_PMA_REG_TX_RESERVED_73                              ,
        PMA_REG_TX_RESERVED_74                      =>     CP_PMA_REG_TX_RESERVED_74                              ,
        PMA_REG_EI_PCLK_DELAY_SEL                   =>     CP_PMA_REG_EI_PCLK_DELAY_SEL                           ,
        PMA_REG_TX_RESERVED_77                      =>     CP_PMA_REG_TX_RESERVED_77                              ,
        PMA_REG_TX_RESERVED_83_78                   =>     CP_PMA_REG_TX_RESERVED_83_78                           ,
        PMA_REG_TX_RESERVED_89_84                   =>     CP_PMA_REG_TX_RESERVED_89_84                           ,
        PMA_REG_TX_RESERVED_95_90                   =>     CP_PMA_REG_TX_RESERVED_95_90                           ,
        PMA_REG_TX_RESERVED_101_96                  =>     CP_PMA_REG_TX_RESERVED_101_96                          ,
        PMA_REG_TX_RESERVED_107_102                 =>     CP_PMA_REG_TX_RESERVED_107_102                         ,
        PMA_REG_TX_RESERVED_113_108                 =>     CP_PMA_REG_TX_RESERVED_113_108                         ,
        PMA_REG_TX_AMP_DAC0                         =>     CP_PMA_REG_TX_AMP_DAC0                                 ,
        PMA_REG_TX_AMP_DAC1                         =>     CP_PMA_REG_TX_AMP_DAC1                                 ,
        PMA_REG_TX_AMP_DAC2                         =>     CP_PMA_REG_TX_AMP_DAC2                                 ,
        PMA_REG_TX_AMP_DAC3                         =>     CP_PMA_REG_TX_AMP_DAC3                                 ,
        PMA_REG_TX_RESERVED_143_138                 =>     CP_PMA_REG_TX_RESERVED_143_138                         ,
        PMA_REG_TX_MARGIN                           =>     CP_PMA_REG_TX_MARGIN                                   ,
        PMA_REG_TX_MARGIN_OW                        =>     CP_PMA_REG_TX_MARGIN_OW                                ,
        PMA_REG_TX_RESERVED_149_148                 =>     CP_PMA_REG_TX_RESERVED_149_148                         ,
        PMA_REG_TX_RESERVED_150                     =>     CP_PMA_REG_TX_RESERVED_150                             ,
        PMA_REG_TX_SWING                            =>     CP_PMA_REG_TX_SWING                                    ,
        PMA_REG_TX_SWING_OW                         =>     CP_PMA_REG_TX_SWING_OW                                 ,
        PMA_REG_TX_RESERVED_153                     =>     CP_PMA_REG_TX_RESERVED_153                             ,
        PMA_REG_TX_RXDET_THRESHOLD                  =>     CP_PMA_REG_TX_RXDET_THRESHOLD                          ,
        PMA_REG_TX_RESERVED_157_156                 =>     CP_PMA_REG_TX_RESERVED_157_156                         ,
        PMA_REG_TX_BEACON_OSC_CTRL                  =>     CP_PMA_REG_TX_BEACON_OSC_CTRL                          ,
        PMA_REG_TX_RESERVED_160_159                 =>     CP_PMA_REG_TX_RESERVED_160_159                         ,
        PMA_REG_TX_RESERVED_162_161                 =>     CP_PMA_REG_TX_RESERVED_162_161                         ,
        PMA_REG_TX_TX2RX_SLPBACK_EN                 =>     CP_PMA_REG_TX_TX2RX_SLPBACK_EN                         ,
        PMA_REG_TX_PCLK_EDGE_SEL                    =>     CP_PMA_REG_TX_PCLK_EDGE_SEL                            ,
        PMA_REG_TX_RXDET_STATUS_OW                  =>     CP_PMA_REG_TX_RXDET_STATUS_OW                          ,
        PMA_REG_TX_RXDET_STATUS                     =>     CP_PMA_REG_TX_RXDET_STATUS                             ,
        PMA_REG_TX_PRBS_GEN_EN                      =>     CP_PMA_REG_TX_PRBS_GEN_EN                              ,
        PMA_REG_TX_PRBS_GEN_WIDTH_SEL               =>     CP_PMA_REG_TX_PRBS_GEN_WIDTH_SEL                       ,
        PMA_REG_TX_PRBS_SEL                         =>     CP_PMA_REG_TX_PRBS_SEL                                 ,
        PMA_REG_TX_UDP_DATA_7_TO_0                  =>     CP_PMA_REG_TX_UDP_DATA_7_TO_0                          ,
        PMA_REG_TX_UDP_DATA_15_TO_8                 =>     CP_PMA_REG_TX_UDP_DATA_15_TO_8                         ,
        PMA_REG_TX_UDP_DATA_19_TO_16                =>     CP_PMA_REG_TX_UDP_DATA_19_TO_16                        ,
        PMA_REG_TX_RESERVED_192                     =>     CP_PMA_REG_TX_RESERVED_192                             ,
        PMA_REG_TX_FIFO_WP_CTRL                     =>     CP_PMA_REG_TX_FIFO_WP_CTRL                             ,
        PMA_REG_TX_FIFO_EN                          =>     CP_PMA_REG_TX_FIFO_EN                                  ,
        PMA_REG_TX_DATA_MUX_SEL                     =>     CP_PMA_REG_TX_DATA_MUX_SEL                             ,
        PMA_REG_TX_ERR_INSERT                       =>     CP_PMA_REG_TX_ERR_INSERT                               ,
        PMA_REG_TX_RESERVED_203_200                 =>     CP_PMA_REG_TX_RESERVED_203_200                         ,
        PMA_REG_TX_RESERVED_204                     =>     CP_PMA_REG_TX_RESERVED_204                             ,
        PMA_REG_TX_SATA_EN                          =>     CP_PMA_REG_TX_SATA_EN                                  ,
        PMA_REG_TX_RESERVED_207_206                 =>     CP_PMA_REG_TX_RESERVED_207_206                         ,
        PMA_REG_RATE_CHANGE_TXPCLK_ON_OW            =>     CP_PMA_REG_RATE_CHANGE_TXPCLK_ON_OW                    ,
        PMA_REG_RATE_CHANGE_TXPCLK_ON               =>     CP_PMA_REG_RATE_CHANGE_TXPCLK_ON                       ,
        PMA_REG_TX_CFG_POST1                        =>     CP_PMA_REG_TX_CFG_POST1                                ,
        PMA_REG_TX_CFG_POST2                        =>     CP_PMA_REG_TX_CFG_POST2                                ,
        PMA_REG_TX_DEEMP                            =>     CP_PMA_REG_TX_DEEMP                                    ,
        PMA_REG_TX_DEEMP_OW                         =>     CP_PMA_REG_TX_DEEMP_OW                                 ,
        PMA_REG_TX_RESERVED_224_223                 =>     CP_PMA_REG_TX_RESERVED_224_223                         ,
        PMA_REG_TX_RESERVED_225                     =>     CP_PMA_REG_TX_RESERVED_225                             ,
        PMA_REG_TX_RESERVED_229_226                 =>     CP_PMA_REG_TX_RESERVED_229_226                         ,
        PMA_REG_TX_OOB_DELAY_SEL                    =>     CP_PMA_REG_TX_OOB_DELAY_SEL                            ,
        PMA_REG_TX_POLARITY                         =>     CP_PMA_REG_TX_POLARITY                                 ,
        PMA_REG_ANA_TX_JTAG_DATA_O_SEL              =>     CP_PMA_REG_ANA_TX_JTAG_DATA_O_SEL                      ,
        PMA_REG_TX_RESERVED_236                     =>     CP_PMA_REG_TX_RESERVED_236                             ,
        PMA_REG_TX_LS_MODE_EN                       =>     CP_PMA_REG_TX_LS_MODE_EN                               ,
        PMA_REG_TX_JTAG_MODE_EN_OW                  =>     CP_PMA_REG_TX_JTAG_MODE_EN_OW                          ,
        PMA_REG_TX_JTAG_MODE_EN                     =>     CP_PMA_REG_TX_JTAG_MODE_EN                             ,
        PMA_REG_RX_JTAG_MODE_EN_OW                  =>     CP_PMA_REG_RX_JTAG_MODE_EN_OW                          ,
        PMA_REG_RX_JTAG_MODE_EN                     =>     CP_PMA_REG_RX_JTAG_MODE_EN                             ,
        PMA_REG_RX_JTAG_OE                          =>     CP_PMA_REG_RX_JTAG_OE                                  ,
        PMA_REG_RX_ACJTAG_VHYSTSEL                  =>     CP_PMA_REG_RX_ACJTAG_VHYSTSEL                          ,
        PMA_REG_TX_RES_CAL_EN                       =>     CP_PMA_REG_TX_RES_CAL_EN                               ,
        PMA_REG_RX_TERM_MODE_CTRL                   =>     CP_PMA_REG_RX_TERM_MODE_CTRL                           ,
        PMA_REG_TX_RESERVED_251_250                 =>     CP_PMA_REG_TX_RESERVED_251_250                         ,
        PMA_REG_PLPBK_TXPCLK_EN                     =>     CP_PMA_REG_PLPBK_TXPCLK_EN                             ,
        PMA_REG_TX_RESERVED_253                     =>     CP_PMA_REG_TX_RESERVED_253                             ,
        PMA_REG_TX_RESERVED_254                     =>     CP_PMA_REG_TX_RESERVED_254                             ,
        PMA_REG_TX_RESERVED_255                     =>     CP_PMA_REG_TX_RESERVED_255                             ,
        PMA_REG_TX_RESERVED_256                     =>     CP_PMA_REG_TX_RESERVED_256                             ,
        PMA_REG_TX_RESERVED_257                     =>     CP_PMA_REG_TX_RESERVED_257                             ,
        PMA_REG_TX_PH_SEL                           =>     CP_PMA_REG_TX_PH_SEL                                   ,
        PMA_REG_TX_CFG_PRE                          =>     CP_PMA_REG_TX_CFG_PRE                                  ,
        PMA_REG_TX_CFG_MAIN                         =>     CP_PMA_REG_TX_CFG_MAIN                                 ,
        PMA_REG_CFG_POST                            =>     CP_PMA_REG_CFG_POST                                    ,
        PMA_REG_PD_MAIN                             =>     CP_PMA_REG_PD_MAIN                                     ,
        PMA_REG_PD_PRE                              =>     CP_PMA_REG_PD_PRE                                      ,
        PMA_REG_TX_LS_DATA                          =>     CP_PMA_REG_TX_LS_DATA                                  ,
        PMA_REG_TX_DCC_BUF_SZ_SEL                   =>     CP_PMA_REG_TX_DCC_BUF_SZ_SEL                           ,
        PMA_REG_TX_DCC_CAL_CUR_TUNE                 =>     CP_PMA_REG_TX_DCC_CAL_CUR_TUNE                         ,
        PMA_REG_TX_DCC_CAL_EN                       =>     CP_PMA_REG_TX_DCC_CAL_EN                               ,
        PMA_REG_TX_DCC_CUR_SS                       =>     CP_PMA_REG_TX_DCC_CUR_SS                               ,
        PMA_REG_TX_DCC_FA_CTRL                      =>     CP_PMA_REG_TX_DCC_FA_CTRL                              ,
        PMA_REG_TX_DCC_RI_CTRL                      =>     CP_PMA_REG_TX_DCC_RI_CTRL                              ,
        PMA_REG_ATB_SEL_2_TO_0                      =>     CP_PMA_REG_ATB_SEL_2_TO_0                              ,
        PMA_REG_ATB_SEL_9_TO_3                      =>     CP_PMA_REG_ATB_SEL_9_TO_3                              ,
        PMA_REG_TX_CFG_7_TO_0                       =>     CP_PMA_REG_TX_CFG_7_TO_0                               ,
        PMA_REG_TX_CFG_15_TO_8                      =>     CP_PMA_REG_TX_CFG_15_TO_8                              ,
        PMA_REG_TX_CFG_23_TO_16                     =>     CP_PMA_REG_TX_CFG_23_TO_16                             ,
        PMA_REG_TX_CFG_31_TO_24                     =>     CP_PMA_REG_TX_CFG_31_TO_24                             ,
        PMA_REG_TX_OOB_EI_EN                        =>     CP_PMA_REG_TX_OOB_EI_EN                                ,
        PMA_REG_TX_OOB_EI_EN_OW                     =>     CP_PMA_REG_TX_OOB_EI_EN_OW                             ,
        PMA_REG_TX_BEACON_EN_DELAYED                =>     CP_PMA_REG_TX_BEACON_EN_DELAYED                        ,
        PMA_REG_TX_BEACON_EN_DELAYED_OW             =>     CP_PMA_REG_TX_BEACON_EN_DELAYED_OW                     ,
        PMA_REG_TX_JTAG_DATA                        =>     CP_PMA_REG_TX_JTAG_DATA                                ,
        PMA_REG_TX_RXDET_TIMER_SEL                  =>     CP_PMA_REG_TX_RXDET_TIMER_SEL                          ,
        PMA_REG_TX_CFG1_7_0                         =>     CP_PMA_REG_TX_CFG1_7_0                                 ,
        PMA_REG_TX_CFG1_15_8                        =>     CP_PMA_REG_TX_CFG1_15_8                                ,
        PMA_REG_TX_CFG1_23_16                       =>     CP_PMA_REG_TX_CFG1_23_16                               ,
        PMA_REG_TX_CFG1_31_24                       =>     CP_PMA_REG_TX_CFG1_31_24                               ,
        PMA_REG_CFG_LANE_POWERUP                    =>     CP_PMA_REG_CFG_LANE_POWERUP                            ,
        PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH         =>     CP_PMA_REG_CFG_TX_LANE_POWERUP_CLKPATH                 ,
        PMA_REG_CFG_TX_LANE_POWERUP_PISO            =>     CP_PMA_REG_CFG_TX_LANE_POWERUP_PISO                    ,
        PMA_REG_CFG_TX_LANE_POWERUP_DRIVER          =>     CP_PMA_REG_CFG_TX_LANE_POWERUP_DRIVER 
    )
    port map
    (
        P_TX_SDN                           =>     PAD_TX_SDN                              ,//PAD PIN  
        P_TX_SDP                           =>     PAD_TX_SDP                              ,//PAD PIN  
        P_PCS_RX_MCB_STATUS                =>     PCS_RX_MCB_STATUS                   ,
        P_PCS_LSM_SYNCED                   =>     PCS_LSM_SYNCED                      ,
        P_CFG_READY                        =>     CFG_READY                           ,
        P_CFG_RDATA                        =>     CFG_RDATA                           ,
        P_CFG_INT                          =>     CFG_INT                             ,
        P_RDATA                            =>     RDATA                               ,
        P_RCLK2FABRIC                      =>     RCLK2FABRIC                         ,
        P_TCLK2FABRIC                      =>     TCLK2FABRIC                         ,
        P_RX_SIGDET_STATUS                 =>     RX_SIGDET_STATUS                    ,
        P_RX_SATA_COMINIT                  =>     RX_SATA_COMINIT                     ,
        P_RX_SATA_COMWAKE                  =>     RX_SATA_COMWAKE                     ,
        P_RX_LS_DATA                       =>     RX_LS_DATA                          ,
        P_RX_READY                         =>     RX_READY                            ,
        P_TEST_STATUS                      =>     TEST_STATUS                        ,
        P_TX_RXDET_STATUS                  =>     TX_RXDET_STATUS                     ,
        P_CA_ALIGN_RX                      =>     CA_ALIGN_RX                         ,
        P_CA_ALIGN_TX                      =>     CA_ALIGN_TX                         ,
        //PMA_RCLK                         =>     PMA_RCLK                              ,
        TXPCLK_PLL                         =>     TXPCLK_PLL                            ,
        P_RX_SDN                           =>     PAD_RX_SDN                              ,//PAD PIN
        P_RX_SDP                           =>     PAD_RX_SDP                              ,//PAD PIN
        P_RX_CLK_FR_CORE                   =>     RX_CLK_FR_CORE                      ,
        P_RCLK2_FR_CORE                    =>     RCLK2_FR_CORE                       ,
        P_TX_CLK_FR_CORE                   =>     TX_CLK_FR_CORE                      ,
        P_TCLK2_FR_CORE                    =>     TCLK2_FR_CORE                       ,
        P_PCS_TX_RST                       =>     PCS_TX_RST                          ,
        P_PCS_RX_RST                       =>     PCS_RX_RST                          ,
        P_PCS_CB_RST                       =>     PCS_CB_RST                          ,
        P_RXGEAR_SLIP                      =>     RXGEAR_SLIP                         ,
        P_CFG_CLK                          =>     CFG_CLK                             ,
        P_CFG_RST                          =>     CFG_RST                             ,
        P_CFG_PSEL                         =>     CFG_PSEL                            ,
        P_CFG_ENABLE                       =>     CFG_ENABLE                          ,
        P_CFG_WRITE                        =>     CFG_WRITE                           ,
        P_CFG_ADDR                         =>     CFG_ADDR                            ,
        P_CFG_WDATA                        =>     CFG_WDATA                           ,
        P_TDATA                            =>     TDATA                               ,
        P_PCS_WORD_ALIGN_EN                =>     PCS_WORD_ALIGN_EN                   ,
        P_RX_POLARITY_INVERT               =>     RX_POLARITY_INVERT                  ,
        P_CEB_ADETECT_EN                   =>     CEB_ADETECT_EN                      ,
        P_PCS_MCB_EXT_EN                   =>     PCS_MCB_EXT_EN                      ,
        P_PCS_NEAREND_LOOP                 =>     PCS_NEAREND_LOOP                    ,
        P_PCS_FAREND_LOOP                  =>     PCS_FAREND_LOOP                     ,
        P_PMA_NEAREND_PLOOP                =>     PMA_NEAREND_PLOOP                   ,
        P_PMA_NEAREND_SLOOP                =>     PMA_NEAREND_SLOOP                   ,
        P_PMA_FAREND_PLOOP                 =>     PMA_FAREND_PLOOP                    ,
        P_LANE_PD                          =>     LANE_PD                             ,
        P_LANE_RST                         =>     LANE_RST                            ,
        P_RX_LANE_PD                       =>     RX_LANE_PD                          ,
        P_RX_PMA_RST                       =>     RX_PMA_RST                          ,
        P_CTLE_ADP_RST                     =>     CTLE_ADP_RST                        ,
        P_TX_DEEMP                         =>     TX_DEEMP                            ,
        P_TX_LS_DATA                       =>     TX_LS_DATA                          ,
        P_TX_BEACON_EN                     =>     TX_BEACON_EN                        ,
        P_TX_SWING                         =>     TX_SWING                            ,
        P_TX_RXDET_REQ                     =>     TX_RXDET_REQ                        ,
        P_TX_RATE                          =>     TX_RATE                            ,
        P_TX_BUSWIDTH                      =>     TX_BUSWIDTH                         ,
        P_TX_MARGIN                        =>     TX_MARGIN                           ,
        P_TX_PMA_RST                       =>     TX_PMA_RST                          ,
        P_TX_LANE_PD_CLKPATH               =>     TX_LANE_PD_CLKPATH                 ,
        P_TX_LANE_PD_PISO                  =>     TX_LANE_PD_PISO                     ,
        P_TX_LANE_PD_DRIVER                =>     TX_LANE_PD_DRIVER                   ,
        P_RX_RATE                          =>     RX_RATE                             ,
        P_RX_BUSWIDTH                      =>     RX_BUSWIDTH                        ,
        P_RX_HIGHZ                         =>     RX_HIGHZ                            ,
        P_CIM_CLK_ALIGNER_RX               =>     CIM_CLK_ALIGNER_RX                  ,
        P_CIM_CLK_ALIGNER_TX               =>     CIM_CLK_ALIGNER_TX                  ,
        P_CIM_DYN_DLY_SEL_RX               =>     CIM_DYN_DLY_SEL_RX                  ,
        P_CIM_DYN_DLY_SEL_TX               =>     CIM_DYN_DLY_SEL_TX                  ,
        P_CIM_START_ALIGN_RX               =>     CIM_START_ALIGN_RX                  ,
        P_CIM_START_ALIGN_TX               =>     CIM_START_ALIGN_TX                  ,
        //MCB_RCLK                         =>     MCB_RCLK                              ,
        SYNC                               =>     SYNC                                  ,
        RATE_CHANGE                        =>     RATE_CHANGE                           ,
        PLL_LOCK_SEL                       =>     PLL_LOCK_SEL                          ,
        CLK_TXP                            =>     CLK_TXP                               ,
        CLK_TXN                            =>     CLK_TXN                               ,
        CLK_RX0                            =>     CLK_RX0                               ,
        CLK_RX90                           =>     CLK_RX90                              ,
        CLK_RX180                          =>     CLK_RX180                             ,
        CLK_RX270                          =>     CLK_RX270                             ,
        PLL_PD_I                           =>     PLL_PD_I                              ,
        PLL_RESET_I                        =>     PLL_RESET_I                          ,
        PLL_REFCLK_I                       =>     PLL_REFCLK_I                          ,
        //PLL_RES_TRIM_I                   =>     PLL_RES_TRIM_I                          ,
        //HSST_RST                           =>     HSST_RST     
        
        //  internal cin cout
        APATTERN_STATUS_CIN              =>     APATTERN_STATUS_CIN                     ,
        APATTERN_STATUS_COUT               =>     APATTERN_STATUS_COUT                  ,
        
        LANE_CIN_BUS_FORWARD[0]       =>        APATTERN_MATCH_LSB_COUT               ,
        LANE_CIN_BUS_FORWARD[1]       =>        APATTERN_MATCH_MSB_COUT               ,
        LANE_CIN_BUS_FORWARD[2]       =>        APATTERN_SEACHING_PROC_COUT           ,
        LANE_CIN_BUS_FORWARD[3]       =>        RFIFO_EN_CB_COUT                      ,
        LANE_CIN_BUS_FORWARD[4]       =>        RFIFO_EN_BRIDGE_COUT                  ,
        LANE_CIN_BUS_FORWARD[5]       =>        RFIFO_EN_AFTER_CTC_COUT               ,
        LANE_CIN_BUS_FORWARD[6]       =>        RFIFO_EN_AFTER_CTC_GB_COUT            ,
        LANE_CIN_BUS_FORWARD[7]       =>        CB_RCLK_EN_COUT                       ,
        LANE_CIN_BUS_FORWARD[8]       =>        AFTER_CTC_RCLK_EN_COUT                ,
        LANE_CIN_BUS_FORWARD[9]       =>        AFTER_CTC_RCLK_EN_GB_COUT             ,
        LANE_CIN_BUS_FORWARD[10]      =>        TFIFO_EN_PCS_TX_COUT                  ,
        LANE_CIN_BUS_FORWARD[11]      =>        TFIFO_EN_BRIDGE_COUT                  ,
        LANE_CIN_BUS_FORWARD[12]      =>        PCS_TCLK_EN_COUT                      ,
        LANE_CIN_BUS_FORWARD[13]      =>        GEAR_TCLK_EN_COUT                     ,
        LANE_CIN_BUS_FORWARD[14]      =>        SKIP_ADD_MCB_COUT                     ,
        LANE_CIN_BUS_FORWARD[15]      =>        SKIP_DEL_MCB_COUT                     ,
        LANE_CIN_BUS_FORWARD[16]      =>        SKIP_ADD_LSB_MCB_COUT                 ,
        LANE_CIN_BUS_FORWARD[17]      =>        SKIP_DEL_LSB_MCB_COUT                 ,
        LANE_CIN_BUS_FORWARD[18]      =>        CTC_RD_FIFO_COUT                      ,
                                                                                        
        LANE_COUT_BUS_FORWARD[0]      =>        APATTERN_MATCH_LSB_COUT               ,
        LANE_COUT_BUS_FORWARD[1]      =>        APATTERN_MATCH_MSB_COUT               ,
        LANE_COUT_BUS_FORWARD[2]      =>        APATTERN_SEACHING_PROC_COUT           ,
        LANE_COUT_BUS_FORWARD[3]      =>        RFIFO_EN_CB_COUT                      ,
        LANE_COUT_BUS_FORWARD[4]      =>        RFIFO_EN_BRIDGE_COUT                  ,
        LANE_COUT_BUS_FORWARD[5]      =>        RFIFO_EN_AFTER_CTC_COUT               ,
        LANE_COUT_BUS_FORWARD[6]      =>        RFIFO_EN_AFTER_CTC_GB_COUT            ,
        LANE_COUT_BUS_FORWARD[7]      =>        CB_RCLK_EN_COUT                       ,
        LANE_COUT_BUS_FORWARD[8]      =>        AFTER_CTC_RCLK_EN_COUT                ,
        LANE_COUT_BUS_FORWARD[9]      =>        AFTER_CTC_RCLK_EN_GB_COUT             ,
        LANE_COUT_BUS_FORWARD[10]     =>        TFIFO_EN_PCS_TX_COUT                  ,
        LANE_COUT_BUS_FORWARD[11]     =>        TFIFO_EN_BRIDGE_COUT                  ,
        LANE_COUT_BUS_FORWARD[12]     =>        PCS_TCLK_EN_COUT                      ,
        LANE_COUT_BUS_FORWARD[13]     =>        GEAR_TCLK_EN_COUT                     ,
        LANE_COUT_BUS_FORWARD[14]     =>        SKIP_ADD_MCB_COUT                     ,
        LANE_COUT_BUS_FORWARD[15]     =>        SKIP_DEL_MCB_COUT                     ,
        LANE_COUT_BUS_FORWARD[16]     =>        SKIP_ADD_LSB_MCB_COUT                 ,
        LANE_COUT_BUS_FORWARD[17]     =>        SKIP_DEL_LSB_MCB_COUT                 ,
        LANE_COUT_BUS_FORWARD[18]     =>        CTC_RD_FIFO_COUT                      
    );                                                                                  
}; // End of timing netlist for HSSTLP_LANE

