
*** Running vivado
    with args -log Zed_SPI_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Zed_SPI_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Zed_SPI_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/labish/Midget/SKL/SKL_ZED_Backup'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/labish/Vivado/2021.2/Vivado/2021.2/data/ip'.
Command: link_design -top Zed_SPI_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_LED_Connector_v1_0_0_0/Zed_SPI_LED_Connector_v1_0_0_0.dcp' for cell 'Zed_SPI_i/LED_Connector_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADAR_v1_0_0_0/Zed_SPI_PL_SPI_ADAR_v1_0_0_0.dcp' for cell 'Zed_SPI_i/PL_SPI_ADAR_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADC_Master_v1_0_0/Zed_SPI_PL_SPI_ADC_Master_v1_0_0.dcp' for cell 'Zed_SPI_i/PL_SPI_ADC_Master_v1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADF4159_v1_0_0_0/Zed_SPI_PL_SPI_ADF4159_v1_0_0_0.dcp' for cell 'Zed_SPI_i/PL_SPI_ADF4159_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_PL_SPI_DDS_v1_0_0_0/Zed_SPI_PL_SPI_DDS_v1_0_0_0.dcp' for cell 'Zed_SPI_i/PL_SPI_DDS_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0.dcp' for cell 'Zed_SPI_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_1_0/Zed_SPI_clk_wiz_1_0.dcp' for cell 'Zed_SPI_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_processing_system7_0_0/Zed_SPI_processing_system7_0_0.dcp' for cell 'Zed_SPI_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0.dcp' for cell 'Zed_SPI_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0.dcp' for cell 'Zed_SPI_i/rst_ps7_0_100M_1'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_pc_1/Zed_SPI_auto_pc_1.dcp' for cell 'Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_us_df_0/Zed_SPI_auto_us_df_0.dcp' for cell 'Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_xbar_0/Zed_SPI_xbar_0.dcp' for cell 'Zed_SPI_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_pc_0/Zed_SPI_auto_pc_0.dcp' for cell 'Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2787.699 ; gain = 0.000 ; free physical = 7894 ; free virtual = 23196
INFO: [Netlist 29-17] Analyzing 597 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Zed_SPI_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. Zed_SPI_i/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Zed_SPI_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Zed_SPI_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_1_0/Zed_SPI_clk_wiz_1_0_board.xdc] for cell 'Zed_SPI_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_1_0/Zed_SPI_clk_wiz_1_0_board.xdc] for cell 'Zed_SPI_i/clk_wiz_1/inst'
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_1_0/Zed_SPI_clk_wiz_1_0.xdc] for cell 'Zed_SPI_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_1_0/Zed_SPI_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_1_0/Zed_SPI_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3029.465 ; gain = 185.844 ; free physical = 7387 ; free virtual = 22689
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_1_0/Zed_SPI_clk_wiz_1_0.xdc] for cell 'Zed_SPI_i/clk_wiz_1/inst'
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_processing_system7_0_0/Zed_SPI_processing_system7_0_0.xdc] for cell 'Zed_SPI_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_processing_system7_0_0/Zed_SPI_processing_system7_0_0.xdc] for cell 'Zed_SPI_i/processing_system7_0/inst'
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0_board.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0_board.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/Zed_SPI_rst_ps7_0_100M_0.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0_board.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0_board.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M_1/U0'
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_1_0/Zed_SPI_rst_ps7_0_100M_1_0.xdc] for cell 'Zed_SPI_i/rst_ps7_0_100M_1/U0'
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0_board.xdc] for cell 'Zed_SPI_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0_board.xdc] for cell 'Zed_SPI_i/clk_wiz_0/inst'
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0.xdc] for cell 'Zed_SPI_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_clk_wiz_0_0/Zed_SPI_clk_wiz_0_0.xdc] for cell 'Zed_SPI_i/clk_wiz_0/inst'
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/constrs_1/new/Zed_PSPL.xdc]
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/constrs_1/new/Zed_PSPL.xdc]
Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_us_df_0/Zed_SPI_auto_us_df_0_clocks.xdc] for cell 'Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ip/Zed_SPI_auto_us_df_0/Zed_SPI_auto_us_df_0_clocks.xdc] for cell 'Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst'
INFO: [Project 1-1714] 5 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3221.559 ; gain = 0.000 ; free physical = 7392 ; free virtual = 22694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 31 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances

28 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 3221.559 ; gain = 433.965 ; free physical = 7392 ; free virtual = 22694
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3221.559 ; gain = 0.000 ; free physical = 7384 ; free virtual = 22686

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1130801c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3221.559 ; gain = 0.000 ; free physical = 7377 ; free virtual = 22678

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_1 into driver instance Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_3, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_1 into driver instance Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_3, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[11]_i_2 into driver instance Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_1 into driver instance Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Halfbit_Cnt[3]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c28e2c7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3317.402 ; gain = 0.000 ; free physical = 7151 ; free virtual = 22453
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 78 cells
INFO: [Opt 31-1021] In phase Retarget, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 58df1a85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3317.402 ; gain = 0.000 ; free physical = 7151 ; free virtual = 22453
INFO: [Opt 31-389] Phase Constant propagation created 80 cells and removed 508 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11fc28aad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3317.402 ; gain = 0.000 ; free physical = 7150 ; free virtual = 22452
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 541 cells
INFO: [Opt 31-1021] In phase Sweep, 239 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11fc28aad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3317.402 ; gain = 0.000 ; free physical = 7150 ; free virtual = 22452
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11fc28aad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3317.402 ; gain = 0.000 ; free physical = 7150 ; free virtual = 22452
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_ptr[6]_i_1 into driver instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_wrap_be_next[2]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_5 into driver instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/dw_fifogen_ar_i_21, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[46]_i_1 into driver instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[46]_i_3, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 127a4c89f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3317.402 ; gain = 0.000 ; free physical = 7150 ; free virtual = 22452
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              78  |                                             52  |
|  Constant propagation         |              80  |             508  |                                             54  |
|  Sweep                        |               0  |             541  |                                            239  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                             73  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3317.402 ; gain = 0.000 ; free physical = 7150 ; free virtual = 22452
Ending Logic Optimization Task | Checksum: a2e20bf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3317.402 ; gain = 0.000 ; free physical = 7150 ; free virtual = 22452

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 9ce8640e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7134 ; free virtual = 22436
Ending Power Optimization Task | Checksum: 9ce8640e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.340 ; gain = 271.938 ; free physical = 7139 ; free virtual = 22441

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9ce8640e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7139 ; free virtual = 22441

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7139 ; free virtual = 22441
Ending Netlist Obfuscation Task | Checksum: 7ea09ced

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7139 ; free virtual = 22441
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3589.340 ; gain = 367.781 ; free physical = 7139 ; free virtual = 22441
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7127 ; free virtual = 22431
INFO: [Common 17-1381] The checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zed_SPI_wrapper_drc_opted.rpt -pb Zed_SPI_wrapper_drc_opted.pb -rpx Zed_SPI_wrapper_drc_opted.rpx
Command: report_drc -file Zed_SPI_wrapper_drc_opted.rpt -pb Zed_SPI_wrapper_drc_opted.pb -rpx Zed_SPI_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena) which is driven by a register (Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7060 ; free virtual = 22366
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e7e556f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7060 ; free virtual = 22366
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7060 ; free virtual = 22366

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 185882d7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7093 ; free virtual = 22399

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b3e69b58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7094 ; free virtual = 22400

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b3e69b58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7094 ; free virtual = 22400
Phase 1 Placer Initialization | Checksum: 1b3e69b58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7094 ; free virtual = 22400

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a46b097b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7081 ; free virtual = 22387

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fff034de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7080 ; free virtual = 22386

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1878faff6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7080 ; free virtual = 22386

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 27 LUTNM shape to break, 327 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 20, two critical 7, total 27, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 164 nets or LUTs. Breaked 27 LUTs, combined 137 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7033 ; free virtual = 22339

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           27  |            137  |                   164  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           27  |            137  |                   164  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 2618c4dc6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7033 ; free virtual = 22339
Phase 2.4 Global Placement Core | Checksum: 2832d3917

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7029 ; free virtual = 22335
Phase 2 Global Placement | Checksum: 2832d3917

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7032 ; free virtual = 22337

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2260f14bc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7035 ; free virtual = 22340

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146c2433d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7034 ; free virtual = 22339

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11eb71e97

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7034 ; free virtual = 22339

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cc4750c0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7034 ; free virtual = 22339

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 11f37a4e4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7050 ; free virtual = 22356

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 153a0f15d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7042 ; free virtual = 22347

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ee3c67ec

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7043 ; free virtual = 22348

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1bc80eb7e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7043 ; free virtual = 22348

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f823659a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7034 ; free virtual = 22340
Phase 3 Detail Placement | Checksum: 1f823659a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7033 ; free virtual = 22339

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1692864a6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.364 | TNS=-735.923 |
Phase 1 Physical Synthesis Initialization | Checksum: 12ae0a84b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7027 ; free virtual = 22333
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: f90628a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7027 ; free virtual = 22333
Phase 4.1.1.1 BUFG Insertion | Checksum: 1692864a6

Time (s): cpu = 00:01:07 ; elapsed = 00:00:28 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7027 ; free virtual = 22333

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.807. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 171b58eda

Time (s): cpu = 00:01:33 ; elapsed = 00:00:53 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7029 ; free virtual = 22335

Time (s): cpu = 00:01:33 ; elapsed = 00:00:53 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7029 ; free virtual = 22335
Phase 4.1 Post Commit Optimization | Checksum: 171b58eda

Time (s): cpu = 00:01:33 ; elapsed = 00:00:53 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7029 ; free virtual = 22335

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 171b58eda

Time (s): cpu = 00:01:33 ; elapsed = 00:00:53 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7030 ; free virtual = 22336

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 171b58eda

Time (s): cpu = 00:01:33 ; elapsed = 00:00:53 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7030 ; free virtual = 22336
Phase 4.3 Placer Reporting | Checksum: 171b58eda

Time (s): cpu = 00:01:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7030 ; free virtual = 22336

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7030 ; free virtual = 22336

Time (s): cpu = 00:01:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7030 ; free virtual = 22336
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b8d44415

Time (s): cpu = 00:01:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7030 ; free virtual = 22336
Ending Placer Task | Checksum: 118768c57

Time (s): cpu = 00:01:34 ; elapsed = 00:00:54 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7030 ; free virtual = 22336
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:54 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7058 ; free virtual = 22364
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7029 ; free virtual = 22351
INFO: [Common 17-1381] The checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Zed_SPI_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7039 ; free virtual = 22349
INFO: [runtcl-4] Executing : report_utilization -file Zed_SPI_wrapper_utilization_placed.rpt -pb Zed_SPI_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Zed_SPI_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7051 ; free virtual = 22361
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.56s |  WALL: 1.22s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7023 ; free virtual = 22334

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-654.760 |
Phase 1 Physical Synthesis Initialization | Checksum: 15aedfaa2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7020 ; free virtual = 22330
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-654.760 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15aedfaa2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7019 ; free virtual = 22330

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.807 | TNS=-654.760 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-654.334 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-242] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0. Rewired (signal push) Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-653.998 |
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_rewire_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-653.684 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-662.964 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_be_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-658.412 |
INFO: [Physopt 32-81] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-657.303 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/dw_fifogen_aw_i_1_replica_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-653.143 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_buf_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[0][0]. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_ptr[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-651.123 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/dw_fifogen_aw_i_3_n_0.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/dw_fifogen_aw_i_3
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/dw_fifogen_aw_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-634.519 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-618.377 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-613.610 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-613.421 |
INFO: [Physopt 32-601] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]_repN. Net driver Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_wrap_be_next[2]_i_2_replica was replaced.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-615.884 |
INFO: [Physopt 32-601] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN_1. Net driver Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/dw_fifogen_aw_i_1_replica_1 was replaced.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-612.905 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_state[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-612.989 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_state[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-613.084 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_rewire
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-612.664 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-612.280 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_buf_addr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg_0.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/S_AXI_WREADY_i_i_3
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-611.342 |
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-610.868 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-610.357 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-613.161 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-613.140 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[36].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-612.642 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[37].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[43]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[37]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-612.144 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[38].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-611.646 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[39].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-611.148 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[40].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[40]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-610.650 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[41].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[47]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[41]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-610.164 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-610.154 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-610.400 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/rd_en. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/rd_en. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-606.457 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-606.220 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_wdata[9].  Re-placed instance Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_wdata[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-606.016 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-606.007 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[30].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-605.525 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[31].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[37]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-605.043 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[32].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[38]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-604.563 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[33].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[39]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-604.083 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[34].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[40]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-603.603 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[35].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-603.141 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-602.986 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-602.857 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-602.857 |
Phase 3 Critical Path Optimization | Checksum: 15aedfaa2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7014 ; free virtual = 22325

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-602.857 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-593.474 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_buf_addr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]_repN. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_wrap_be_next[2]_i_2_replica_comp_2.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-589.506 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-589.358 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-589.178 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-588.877 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0. Replicated 3 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-579.168 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_state[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-578.774 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_state[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[1]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-577.952 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_state[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-577.561 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_wdata[8].  Re-placed instance Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[8]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_wdata[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-577.483 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop. Replicated 1 times.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-577.158 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[0].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[0]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-577.558 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[1].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-577.956 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[2].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[2]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-578.380 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[14].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-577.981 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[15].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-577.582 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[17].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-577.183 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[18].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-576.784 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[19].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-576.153 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/m00_axi_init_axi_txn. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/si_buf_addr[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN_1.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/dw_fifogen_aw_i_1_replica_1
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-576.825 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-575.750 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-571.550 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/be__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-566.332 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/p_70_in.  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer_i_1
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/p_70_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-564.782 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_wdata[4].  Re-placed instance Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_wdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-564.584 |
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-562.880 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[42].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[42]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-562.556 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[43].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-562.232 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[44].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[44]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-561.908 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[45].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-561.584 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[46].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-561.260 |
INFO: [Physopt 32-663] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[47].  Re-placed instance Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[53]
INFO: [Physopt 32-735] Processed net Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-560.678 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.799 | TNS=-560.678 |
Phase 4 Critical Path Optimization | Checksum: 15aedfaa2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7012 ; free virtual = 22323
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7012 ; free virtual = 22323
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.799 | TNS=-560.678 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.008  |         94.082  |           14  |              0  |                    75  |           0  |           2  |  00:00:11  |
|  Total          |          0.008  |         94.082  |           14  |              0  |                    75  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7012 ; free virtual = 22323
Ending Physical Synthesis Task | Checksum: 1e063f695

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7012 ; free virtual = 22323
INFO: [Common 17-83] Releasing license: Implementation
392 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 7016 ; free virtual = 22327
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 6991 ; free virtual = 22317
INFO: [Common 17-1381] The checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cfe8f8a6 ConstDB: 0 ShapeSum: 24b51959 RouteDB: 0
Post Restoration Checksum: NetGraph: bfeabd55 NumContArr: 85a8723 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c8454478

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 6896 ; free virtual = 22203

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c8454478

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 6897 ; free virtual = 22204

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c8454478

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 6862 ; free virtual = 22169

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c8454478

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 6862 ; free virtual = 22169
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22eb1532c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 6853 ; free virtual = 22160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.707 | TNS=-490.593| WHS=-0.635 | THS=-122.788|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8530
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8530
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d20eec95

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 6850 ; free virtual = 22157

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d20eec95

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3589.340 ; gain = 0.000 ; free physical = 6850 ; free virtual = 22157
Phase 3 Initial Routing | Checksum: 1671f5ad2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3604.176 ; gain = 14.836 ; free physical = 6841 ; free virtual = 22148
INFO: [Route 35-580] Design has 137 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============================+==============================+===============================================================================================+
| Launch Clock                 | Capture Clock                | Pin                                                                                           |
+==============================+==============================+===============================================================================================+
| clk_out1_Zed_SPI_clk_wiz_1_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]/D |
| clk_out1_Zed_SPI_clk_wiz_1_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[5]/D  |
| clk_out1_Zed_SPI_clk_wiz_1_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]/D  |
| clk_out1_Zed_SPI_clk_wiz_1_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]/D  |
| clk_out1_Zed_SPI_clk_wiz_1_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]/D  |
+------------------------------+------------------------------+-----------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1780
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.740 | TNS=-642.943| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12cbebacf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6841 ; free virtual = 22148

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.728 | TNS=-641.140| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15029078e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6842 ; free virtual = 22149
Phase 4 Rip-up And Reroute | Checksum: 15029078e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6842 ; free virtual = 22149

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: daa20e8e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6842 ; free virtual = 22149
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.728 | TNS=-575.348| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: efe7b52e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6840 ; free virtual = 22147

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: efe7b52e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6840 ; free virtual = 22147
Phase 5 Delay and Skew Optimization | Checksum: efe7b52e

Time (s): cpu = 00:00:59 ; elapsed = 00:00:36 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6840 ; free virtual = 22147

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dc3b8e39

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6840 ; free virtual = 22147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.728 | TNS=-574.350| WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1547a0579

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6840 ; free virtual = 22147
Phase 6 Post Hold Fix | Checksum: 1547a0579

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6840 ; free virtual = 22147

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.81604 %
  Global Horizontal Routing Utilization  = 2.19473 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 54.955%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: efe95b83

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 3606.176 ; gain = 16.836 ; free physical = 6840 ; free virtual = 22147

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: efe95b83

Time (s): cpu = 00:01:01 ; elapsed = 00:00:37 . Memory (MB): peak = 3608.176 ; gain = 18.836 ; free physical = 6838 ; free virtual = 22145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9958d843

Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 3656.199 ; gain = 66.859 ; free physical = 6837 ; free virtual = 22144

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.728 | TNS=-574.350| WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 9958d843

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3656.199 ; gain = 66.859 ; free physical = 6837 ; free virtual = 22144
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3656.199 ; gain = 66.859 ; free physical = 6885 ; free virtual = 22192

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
411 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3656.199 ; gain = 66.859 ; free physical = 6885 ; free virtual = 22192
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3656.199 ; gain = 0.000 ; free physical = 6854 ; free virtual = 22180
INFO: [Common 17-1381] The checkpoint '/home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Zed_SPI_wrapper_drc_routed.rpt -pb Zed_SPI_wrapper_drc_routed.pb -rpx Zed_SPI_wrapper_drc_routed.rpx
Command: report_drc -file Zed_SPI_wrapper_drc_routed.rpt -pb Zed_SPI_wrapper_drc_routed.pb -rpx Zed_SPI_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Zed_SPI_wrapper_methodology_drc_routed.rpt -pb Zed_SPI_wrapper_methodology_drc_routed.pb -rpx Zed_SPI_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Zed_SPI_wrapper_methodology_drc_routed.rpt -pb Zed_SPI_wrapper_methodology_drc_routed.pb -rpx Zed_SPI_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/labish/Midget/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.runs/impl_1/Zed_SPI_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Zed_SPI_wrapper_power_routed.rpt -pb Zed_SPI_wrapper_power_summary_routed.pb -rpx Zed_SPI_wrapper_power_routed.rpx
Command: report_power -file Zed_SPI_wrapper_power_routed.rpt -pb Zed_SPI_wrapper_power_summary_routed.pb -rpx Zed_SPI_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
423 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Zed_SPI_wrapper_route_status.rpt -pb Zed_SPI_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Zed_SPI_wrapper_timing_summary_routed.rpt -pb Zed_SPI_wrapper_timing_summary_routed.pb -rpx Zed_SPI_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Zed_SPI_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Zed_SPI_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Zed_SPI_wrapper_bus_skew_routed.rpt -pb Zed_SPI_wrapper_bus_skew_routed.pb -rpx Zed_SPI_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Zed_SPI_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena) which is driven by a register (Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 70 net(s) have no routable loads. The problem bus(es) and/or net(s) are Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 50 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Zed_SPI_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3953.816 ; gain = 265.785 ; free physical = 6801 ; free virtual = 22125
INFO: [Common 17-206] Exiting Vivado at Mon Feb  7 15:47:11 2022...
