// Seed: 3863393454
module module_0;
  wire id_1;
  assign module_1.type_2 = 0;
  wire id_2, id_3, id_4;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output wor id_2,
    id_7,
    input tri id_3,
    output tri0 id_4,
    output uwire id_5
);
  wire id_8;
  module_0 modCall_1 ();
  logic [7:0][-1 'b0] id_9;
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10, id_11, id_12, id_13;
  assign id_1 = 1;
  wire id_14;
  xor primCall (
      id_1, id_10, id_11, id_12, id_13, id_14, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9
  );
  module_0 modCall_1 ();
endmodule
