# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4.srcs/sources_1/new/ALU.vhd" \
"../../../../lab4.srcs/sources_1/new/Full_Adder.vhd" \
"../../../../lab4.srcs/sources_1/new/Logic_Opeartions.vhd" \
"../../../../lab4.srcs/sources_1/new/Ripple_Carry_Adder.vhd" \
"../../../../lab4.srcs/sources_1/new/Shift_Operations.vhd" \
"../../../../lab4.srcs/sources_1/new/Substractor.vhd" \
"../../../../lab4.srcs/sim_1/new/ALU_TB.vhd" \

# Do not sort compile order
nosort
