var classSi5324 =
[
    [ "Si5324.rtl", "classSi5324_1_1rtl.html", "classSi5324_1_1rtl" ],
    [ "TPD_G", "classSi5324.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "MEMORY_INIT_FILE_G", "classSi5324.html#acb08f679e4ba93bb1157583610b6c22f", null ],
    [ "CLK_PERIOD_G", "classSi5324.html#a3f58e22548e92b316dd3fb108f7d1852", null ],
    [ "SPI_SCLK_PERIOD_G", "classSi5324.html#aca7c4d33de84a14094c0744976b32c04", null ],
    [ "axilClk", "classSi5324.html#a8e1fd4ab848b98a0c700b34cf7c90b36", null ],
    [ "axilRst", "classSi5324.html#a4b36ee28c73fadc67fe1a670f1ba11ff", null ],
    [ "axilReadMaster", "classSi5324.html#aada3e73ee8db4190524295bfa4dff085", null ],
    [ "axilReadSlave", "classSi5324.html#a22f8db74a5a4c77e7e2767279ca36e7f", null ],
    [ "axilWriteMaster", "classSi5324.html#a8cc88283087926e934bb67651263b053", null ],
    [ "axilWriteSlave", "classSi5324.html#a80e5574c28ce6fd06510648d63787843", null ],
    [ "booting", "classSi5324.html#a783dc340c2fd56c9ea0ed4d6952f9698", null ],
    [ "rstL", "classSi5324.html#a9e2dfa47c19ba260368554e07f3e89f2", null ],
    [ "rate", "classSi5324.html#afe68abcc6087d6bf5e0395dc990d4446", null ],
    [ "cmode", "classSi5324.html#a6bfbeb8d3d184c6fec8cd7aa24fcaddc", null ],
    [ "csL", "classSi5324.html#ad2408c8ff8157fb8db6347d7af17cf61", null ],
    [ "sclk", "classSi5324.html#ac92f0123aea17598286736d846b3f761", null ],
    [ "mosi", "classSi5324.html#a33ff5132595be6bee64692fe5bdb1535", null ],
    [ "miso", "classSi5324.html#a3aab107c1043eb0e849562b52a3f0f60", null ],
    [ "ieee", "classSi5324.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classSi5324.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_arith", "classSi5324.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "std_logic_unsigned", "classSi5324.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "surf", "classSi5324.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classSi5324.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classSi5324.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ],
    [ "unisim", "classSi5324.html#a962f1c6a2adaac3e10a6f7fa3d111e01", null ],
    [ "vcomponents", "classSi5324.html#aa1cb22e959d47364391e5eb4ef86927c", null ]
];