<stg><name>huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %code_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="code_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %size_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %size_2

]]></Node>
<StgValue><ssdm name="size_2_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %code_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %code

]]></Node>
<StgValue><ssdm name="code_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %sext_ln650_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln650

]]></Node>
<StgValue><ssdm name="sext_ln650_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="34" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %sext_ln650_cast = sext i32 %sext_ln650_read

]]></Node>
<StgValue><ssdm name="sext_ln650_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="34" op_1_bw="34">
<![CDATA[
newFuncRoot:6 %store_ln628 = store i34 %sext_ln650_cast, i34 %p_2

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln628 = store i32 %code_read, i32 %code_1

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
do.cond:0 %code_3 = load i32 %code_1

]]></Node>
<StgValue><ssdm name="code_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="34" op_0_bw="34" op_1_bw="0">
<![CDATA[
do.cond:1 %p = load i34 %p_2

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="34">
<![CDATA[
do.cond:2 %zext_ln628 = zext i34 %p

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
do.cond:5 %code_4 = add i32 %code_3, i32 1

]]></Node>
<StgValue><ssdm name="code_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="32">
<![CDATA[
do.cond:6 %trunc_ln628 = trunc i32 %code_4

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
do.cond:7 %add_ln651 = add i34 %p, i34 1

]]></Node>
<StgValue><ssdm name="add_ln651"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="34">
<![CDATA[
do.cond:8 %trunc_ln651 = trunc i34 %add_ln651

]]></Node>
<StgValue><ssdm name="trunc_ln651"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="34">
<![CDATA[
do.cond:9 %zext_ln651 = zext i34 %add_ln651

]]></Node>
<StgValue><ssdm name="zext_ln651"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
do.cond:10 %huffcode_addr = getelementptr i32 %huffcode, i64 0, i64 %zext_ln628

]]></Node>
<StgValue><ssdm name="huffcode_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
do.cond:11 %store_ln651 = store i32 %code_3, i9 %huffcode_addr

]]></Node>
<StgValue><ssdm name="store_ln651"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
do.cond:12 %huffsize_addr = getelementptr i5 %huffsize, i64 0, i64 %zext_ln651

]]></Node>
<StgValue><ssdm name="huffsize_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="9">
<![CDATA[
do.cond:13 %huffsize_load = load i9 %huffsize_addr

]]></Node>
<StgValue><ssdm name="huffsize_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
do.cond:15 %icmp_ln652_1 = icmp_slt  i34 %add_ln651, i34 257

]]></Node>
<StgValue><ssdm name="icmp_ln652_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="34" op_1_bw="34" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.cond:17 %store_ln628 = store i34 %add_ln651, i34 %p_2

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.cond:18 %store_ln628 = store i32 %code_4, i32 %code_1

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
do.cond:3 %specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln628"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
do.cond:4 %specloopname_ln650 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln650"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="9">
<![CDATA[
do.cond:13 %huffsize_load = load i9 %huffsize_addr

]]></Node>
<StgValue><ssdm name="huffsize_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
do.cond:14 %icmp_ln652 = icmp_eq  i5 %huffsize_load, i5 %size_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln652"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
do.cond:16 %and_ln652 = and i1 %icmp_ln652, i1 %icmp_ln652_1

]]></Node>
<StgValue><ssdm name="and_ln652"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
do.cond:19 %br_ln652 = br i1 %and_ln652, void %do.end.exitStub, void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln652"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31">
<![CDATA[
do.end.exitStub:0 %write_ln628 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %code_2_out, i31 %trunc_ln628

]]></Node>
<StgValue><ssdm name="write_ln628"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
do.end.exitStub:1 %write_ln651 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add_ln651_out, i32 %trunc_ln651

]]></Node>
<StgValue><ssdm name="write_ln651"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
do.end.exitStub:2 %write_ln652 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %huffsize_load_out, i5 %huffsize_load

]]></Node>
<StgValue><ssdm name="write_ln652"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln652" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
do.end.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
