

================================================================
== Vivado HLS Report for 'duplicate'
================================================================
* Date:           Thu Jun 01 00:37:45 2017

* Version:        2016.4 (Build 1722992 on Wed Mar 08 18:30:27 MST 2017)
* Project:        Signal_Detection
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.34|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  600002|  600002|  600002|  600002|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  600000|  600000|         2|          1|          1|  600000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     31|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     27|
|Register         |        -|      -|      30|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      30|     58|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_103_p2      |     +    |      0|  0|  20|          20|           1|
    |start_write        |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_97_p2  |   icmp   |      0|  0|   7|          20|          20|
    |ap_block_state1    |    or    |      0|  0|   1|           1|           1|
    |ap_block_state3    |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0      |    or    |      0|  0|   1|           1|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  31|          44|          25|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   1|          4|    1|          4|
    |dat_1_o_V_blk_n  |   1|          2|    1|          2|
    |dat_2_o_V_blk_n  |   1|          2|    1|          2|
    |dat_3_o_V_blk_n  |   1|          2|    1|          2|
    |dat_4_o_V_blk_n  |   1|          2|    1|          2|
    |dat_i_V_blk_n    |   1|          2|    1|          2|
    |i_reg_86         |  20|          2|   20|         40|
    |real_start       |   1|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  27|         18|   27|         56|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_reg_109         |   1|   0|    1|          0|
    |i_reg_86                 |  20|   0|   20|          0|
    |real_start_status_reg    |   1|   0|    1|          0|
    |start_control_reg        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  30|   0|   30|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|start_full_n      |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_continue       |  in |    1| ap_ctrl_hs |   duplicate  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   duplicate  | return value |
|start_out         | out |    1| ap_ctrl_hs |   duplicate  | return value |
|start_write       | out |    1| ap_ctrl_hs |   duplicate  | return value |
|dat_i_V_dout      |  in |   32|   ap_fifo  |    dat_i_V   |    pointer   |
|dat_i_V_empty_n   |  in |    1|   ap_fifo  |    dat_i_V   |    pointer   |
|dat_i_V_read      | out |    1|   ap_fifo  |    dat_i_V   |    pointer   |
|dat_1_o_V_din     | out |   32|   ap_fifo  |   dat_1_o_V  |    pointer   |
|dat_1_o_V_full_n  |  in |    1|   ap_fifo  |   dat_1_o_V  |    pointer   |
|dat_1_o_V_write   | out |    1|   ap_fifo  |   dat_1_o_V  |    pointer   |
|dat_2_o_V_din     | out |   32|   ap_fifo  |   dat_2_o_V  |    pointer   |
|dat_2_o_V_full_n  |  in |    1|   ap_fifo  |   dat_2_o_V  |    pointer   |
|dat_2_o_V_write   | out |    1|   ap_fifo  |   dat_2_o_V  |    pointer   |
|dat_3_o_V_din     | out |   32|   ap_fifo  |   dat_3_o_V  |    pointer   |
|dat_3_o_V_full_n  |  in |    1|   ap_fifo  |   dat_3_o_V  |    pointer   |
|dat_3_o_V_write   | out |    1|   ap_fifo  |   dat_3_o_V  |    pointer   |
|dat_4_o_V_din     | out |   32|   ap_fifo  |   dat_4_o_V  |    pointer   |
|dat_4_o_V_full_n  |  in |    1|   ap_fifo  |   dat_4_o_V  |    pointer   |
|dat_4_o_V_write   | out |    1|   ap_fifo  |   dat_4_o_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

