# This is a makefile for building a project
# Define variables
CC = gcc
CFLAGS = -Wall -g

# Define the target
target: main.o helper.o
	$(CC) $(CFLAGS) -o target main.o helper.o

# Define each object file
main.o: main.c helper.h
	$(CC) $(CFLAGS) -c main.c

helper.o: helper.c helper.h
	$(CC) $(CFLAGS) -c helper.c

# Define a clean target
clean:
	rm -rf *.o target