In earlier VLSI technologies, a linear delay model was adequate, representing the overall delay t from the
input to one cell (cell A in Fig. 25.34) to the input to the connected cell (cell B in Fig. 25.34) by an analytic