===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.0517 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2246 ( 16.5%)    0.2246 ( 21.4%)  FIR Parser
    0.9051 ( 66.3%)    0.5921 ( 56.3%)  'firrtl.circuit' Pipeline
    0.1209 (  8.9%)    0.0626 (  6.0%)    'firrtl.module' Pipeline
    0.1061 (  7.8%)    0.0549 (  5.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0148 (  1.1%)    0.0077 (  0.7%)      LowerCHIRRTL
    0.0111 (  0.8%)    0.0111 (  1.1%)    InferWidths
    0.0472 (  3.5%)    0.0472 (  4.5%)    InferResets
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0020 (  0.1%)    0.0020 (  0.2%)    PrefixModules
    0.0517 (  3.8%)    0.0517 (  4.9%)    LowerFIRRTLTypes
    0.5198 ( 38.1%)    0.2651 ( 25.2%)    'firrtl.module' Pipeline
    0.0731 (  5.4%)    0.0392 (  3.7%)      ExpandWhens
    0.4466 ( 32.7%)    0.2258 ( 21.5%)      Canonicalizer
    0.0188 (  1.4%)    0.0188 (  1.8%)    Inliner
    0.0260 (  1.9%)    0.0260 (  2.5%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0961 (  7.0%)    0.0961 (  9.1%)    'firrtl.module' Pipeline
    0.0961 (  7.0%)    0.0961 (  9.1%)      Canonicalizer
    0.0086 (  0.6%)    0.0086 (  0.8%)    CreateSiFiveMetadata
    0.0026 (  0.2%)    0.0026 (  0.3%)    EmitOMIR
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0753 (  5.5%)    0.0753 (  7.2%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0974 (  7.1%)    0.0974 (  9.3%)  'hw.module' Pipeline
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWCleanup
    0.0241 (  1.8%)    0.0241 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0572 (  4.2%)    0.0572 (  5.4%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0141 (  1.0%)    0.0141 (  1.3%)    PrettifyVerilog
    0.0614 (  4.5%)    0.0614 (  5.8%)  ExportVerilog
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.3647 (100.0%)    1.0517 (100.0%)  Total

{
  totalTime: 1.06,
  maxMemory: 67383296
}
