+ set -x
+ rm -rf performance_and_resource_utilization.txt
+ tee performance_and_resource_utilization.txt
+ grep --color=auto -A 40 -e 'Primitive and Black Box Usage:' -e 'Device utilization summary:' -e 'Partition Merge Status' -e 'Timing Summary:' -e '[0-9]. Memory' -e '[0-9]. IO and GT Specific' -e '[0-9]. Specific Feature' -e '[0-9]. Black Boxes' ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out 'ad9361_dac_sub.hdl/target-*/*.summary'
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-------------------------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-# BELS                             : 107
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      GND                         : 1
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      INV                         : 16
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      LUT2                        : 16
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      LUT3                        : 61
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      LUT5                        : 12
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      VCC                         : 1
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-# FlipFlops/Latches                : 99
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      FD                          : 40
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      FDC                         : 3
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      FDE                         : 48
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      ODDR                        : 8
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-# Others                           : 2
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-#      BUFR                        : 2
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out:Device utilization summary:
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out----------------------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Selected Device : 6vlx240tff1156-1 
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out- Number of Slice Registers:              99  out of  301440     0%  
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out- Number of Slice LUTs:                  105  out of  150720     0%  
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-    Number used as Logic:               105  out of  150720     0%  
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out- Number of LUT Flip Flop pairs used:    128
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-   Number with an unused Flip Flop:      29  out of    128    22%  
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-   Number with an unused LUT:            23  out of    128    17%  
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-   Number of fully used LUT-FF pairs:    76  out of    128    59%  
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-   Number of unique control sets:        28
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-IO Utilization: 
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out- Number of IOs:                          97
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out- Number of bonded IOBs:                   0  out of    600     0%  
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Specific Feature Utilization:
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out----------------------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Partition Resource Summary:
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out----------------------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out----------------------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-=========================================================================
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Timing Report
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Clock Information:
--
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out:Timing Summary:
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out----------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Speed Grade: -1
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-   Minimum period: 1.581ns (Maximum Frequency: 632.511MHz)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-   Minimum input arrival time before clock: 1.903ns
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-   Maximum output required time after clock: 0.607ns
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Timing Details:
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out----------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-=========================================================================
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Timing constraint: Default period analysis for Clock 'dev_data_clk_in_DATA_CLK_P'
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  Clock period: 1.581ns (frequency: 632.511MHz)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  Total number of paths / destination ports: 225 / 151
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Delay:               1.581ns (Levels of Logic = 1)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  Source:            worker/dacd2_processing_ch0_0 (FF)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  Destination:       worker/dacd2_ch1_i_r_0 (FF)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  Source Clock:      dev_data_clk_in_DATA_CLK_P falling
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  Destination Clock: dev_data_clk_in_DATA_CLK_P falling
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  Data Path: worker/dacd2_processing_ch0_0 to worker/dacd2_ch1_i_r_0
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-                                Gate     Net
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-     FD:C->Q               9   0.375   0.452  dacd2_processing_ch0_0 (dacd2_processing_ch0_0)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-     INV:I->O              2   0.086   0.405  dev_data_ch1_in_in_dac_ready_dacd2_processing_ch0[0]_AND_3_o1_cepot_INV_0 (dev_data_ch1_in_in_dac_ready_dacd2_processing_ch0[0]_AND_3_o1_cepot)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-     FDE:CE                    0.263          dacd2_ch1_i_r_0
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-    ----------------------------------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-    Total                      1.581ns (0.724ns logic, 0.857ns route)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-                                       (45.8% logic, 54.2% route)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-=========================================================================
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Timing constraint: Default OFFSET IN BEFORE for Clock 'dev_data_clk_in_DATA_CLK_P'
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  Total number of paths / destination ports: 100 / 52
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-Offset:              1.903ns (Levels of Logic = 4)
ad9361_dac_sub.hdl/target-virtex6/ad9361_dac_sub_rv-xst.out-  Source:            wci_Reset_n (PAD)
--
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out:2. Memory
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-3. DSP
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out:4. IO and GT Specific
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-5. Clocking
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out:6. Specific Feature
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-7. Primitives
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out:8. Black Boxes
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-9. Instantiated Netlists
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-1. Slice Logic
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out---------------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|        Site Type        | Used | Fixed | Available | Util% |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Slice LUTs*             |   88 |     0 |     53200 |  0.17 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|   LUT as Logic          |   88 |     0 |     53200 |  0.17 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Slice Registers         |   91 |     0 |    106400 |  0.09 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|   Register as Flip Flop |   91 |     0 |    106400 |  0.09 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| F7 Muxes                |   12 |     0 |     26600 |  0.05 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-------------------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-1.1 Summary of Registers by Type
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out---------------------------------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Total | Clock Enable | Synchronous | Asynchronous |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 0     |            _ |           - |            - |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 0     |            _ |           - |          Set |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 0     |            _ |           - |        Reset |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 0     |            _ |         Set |            - |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 0     |            _ |       Reset |            - |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 0     |          Yes |           - |            - |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 0     |          Yes |           - |          Set |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 3     |          Yes |           - |        Reset |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 13    |          Yes |         Set |            - |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| 75    |          Yes |       Reset |            - |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-------+--------------+-------------+--------------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out:2. Memory
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out----------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|    Site Type   | Used | Fixed | Available | Util% |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|   RAMB18       |    0 |     0 |       280 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-3. DSP
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Site Type | Used | Fixed | Available | Util% |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| DSPs      |    0 |     0 |       220 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-----------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out:4. IO and GT Specific
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out----------------------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|          Site Type          | Used | Fixed | Available | Util% |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| IBUFDS                      |    0 |     0 |       192 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| ILOGIC                      |    0 |     0 |       200 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| OLOGIC                      |    8 |     0 |       200 |  4.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|   ODDR                      |    8 |       |           |       |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-----------------------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-5. Clocking
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out------------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|  Site Type | Used | Fixed | Available | Util% |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| BUFIO      |    0 |     0 |        16 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| BUFHCE     |    0 |     0 |        72 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| BUFR       |    2 |     0 |        16 | 12.50 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out:6. Specific Feature
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out--------------------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-|  Site Type  | Used | Fixed | Available | Util% |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| BSCANE2     |    0 |     0 |         4 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| ICAPE2      |    0 |     0 |         2 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| XADC        |    0 |     0 |         1 |  0.00 |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+-------------+------+-------+-----------+-------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-7. Primitives
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out--------------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Ref Name | Used | Functional Category |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| FDRE     |   75 |        Flop & Latch |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| LUT4     |   48 |                 LUT |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| LUT3     |   25 |                 LUT |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| LUT1     |   15 |                 LUT |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| FDSE     |   13 |        Flop & Latch |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| MUXF7    |   12 |               MuxFx |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| ODDR     |    8 |                  IO |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| FDCE     |    3 |        Flop & Latch |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| LUT2     |    2 |                 LUT |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| BUFR     |    2 |               Clock |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------+------+---------------------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out:8. Black Boxes
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out---------------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------+------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Ref Name | Used |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------+------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-9. Instantiated Netlists
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-------------------------
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------+------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-| Ref Name | Used |
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-+----------+------+
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1633.207 ; gain = 0.000 ; free physical = 16877 ; free virtual = 88588
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-INFO: [Timing 38-35] Done setting XDC timing constraints.
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "dev_data_clk_in[DATA_CLK_P]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wci_Clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-Timing Report
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-Slack:                    inf
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-  Source:                 dev_data_clk_in[DATA_CLK_P]
ad9361_dac_sub.hdl/target-zynq/ad9361_dac_sub_rv-vivado.out-                            (input port)
--
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out:Primitive and Black Box Usage:
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-------------------------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-# BELS                             : 107
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      GND                         : 1
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      INV                         : 16
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      LUT2                        : 16
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      LUT3                        : 61
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      LUT5                        : 12
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      VCC                         : 1
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-# FlipFlops/Latches                : 99
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      FD                          : 40
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      FDC                         : 3
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      FDE                         : 48
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      ODDR                        : 8
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-# Others                           : 2
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-#      BUFR                        : 2
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out:Device utilization summary:
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out----------------------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Selected Device : 7z020clg484-1 
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Slice Logic Utilization: 
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out- Number of Slice Registers:              99  out of  106400     0%  
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out- Number of Slice LUTs:                  105  out of  53200     0%  
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-    Number used as Logic:               105  out of  53200     0%  
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Slice Logic Distribution: 
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out- Number of LUT Flip Flop pairs used:    128
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-   Number with an unused Flip Flop:      29  out of    128    22%  
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-   Number with an unused LUT:            23  out of    128    17%  
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-   Number of fully used LUT-FF pairs:    76  out of    128    59%  
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-   Number of unique control sets:        28
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-IO Utilization: 
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out- Number of IOs:                          97
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out- Number of bonded IOBs:                   0  out of    200     0%  
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Specific Feature Utilization:
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out----------------------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Partition Resource Summary:
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out----------------------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-  No Partitions were found in this design.
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out----------------------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-=========================================================================
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Timing Report
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-      GENERATED AFTER PLACE-and-ROUTE.
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Clock Information:
--
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out:Timing Summary:
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out----------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Speed Grade: -1
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-   Minimum period: 1.420ns (Maximum Frequency: 704.225MHz)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-   Minimum input arrival time before clock: 1.737ns
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-   Maximum output required time after clock: 0.607ns
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-   Maximum combinational path delay: 0.000ns
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Timing Details:
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out----------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-All values displayed in nanoseconds (ns)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-=========================================================================
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Timing constraint: Default period analysis for Clock 'dev_data_clk_in_DATA_CLK_P'
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-  Clock period: 1.420ns (frequency: 704.225MHz)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-  Total number of paths / destination ports: 225 / 151
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Delay:               1.420ns (Levels of Logic = 2)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-  Source:            worker/dacd2_processing_ch0_r_0 (FF)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-  Destination:       worker/dac_data_ddr_second_r_0 (FF)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-  Source Clock:      dev_data_clk_in_DATA_CLK_P falling
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-  Destination Clock: dev_data_clk_in_DATA_CLK_P falling
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-  Data Path: worker/dacd2_processing_ch0_r_0 to worker/dac_data_ddr_second_r_0
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-                                Gate     Net
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-    ----------------------------------------  ------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-     FD:C->Q               2   0.282   0.608  dacd2_processing_ch0_r_0 (dacd2_processing_ch0_r_0)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-     LUT3:I0->O            1   0.053   0.413  Mmux_dacd2_i_r[5]_dacd2_i_r[11]_mux_0_OUT1_SW0 (N0)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-     LUT5:I4->O            1   0.053   0.000  Mmux_dacd2_i_r[5]_dacd2_i_r[11]_mux_0_OUT1 (dacd2_i_r[5]_dacd2_i_r[11]_mux_0_OUT<0>)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-     FD:D                      0.011          dac_data_ddr_first_r_0
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-    ----------------------------------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-    Total                      1.420ns (0.399ns logic, 1.021ns route)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-                                       (28.1% logic, 71.9% route)
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-=========================================================================
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Timing constraint: Default OFFSET IN BEFORE for Clock 'dev_data_clk_in_DATA_CLK_P'
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-  Total number of paths / destination ports: 100 / 52
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out--------------------------------------------------------------------------
ad9361_dac_sub.hdl/target-zynq_ise/ad9361_dac_sub_rv-xst.out-Offset:              1.737ns (Levels of Logic = 4)
grep: ad9361_dac_sub.hdl/target-*/*.summary: No such file or directory
