{
  "module_name": "isp_acquisition_defs.h",
  "hash_id": "e457bc88d36233e67d6da213ff0d9a2434b79da35a72da847d40697b1237ded7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/isp_acquisition_defs.h",
  "human_readable_source": " \n \n\n#ifndef _isp_acquisition_defs_h\n#define _isp_acquisition_defs_h\n\n#define _ISP_ACQUISITION_REG_ALIGN                4   \n#define _ISP_ACQUISITION_BYTES_PER_ELEM           4\n\n \n\n#define NOF_ACQ_IRQS                              1\n\n \n \n \n#define MEM2STREAM_FSM_STATE_BITS                 2\n#define ACQ_SYNCHRONIZER_FSM_STATE_BITS           2\n\n \n \n \n\n#define NOF_ACQ_REGS                              12\n\n\n#define ACQ_START_ADDR_REG_ID                     0\n#define ACQ_MEM_REGION_SIZE_REG_ID                1\n#define ACQ_NUM_MEM_REGIONS_REG_ID                2\n#define ACQ_INIT_REG_ID                           3\n#define ACQ_RECEIVED_SHORT_PACKETS_REG_ID         4\n#define ACQ_RECEIVED_LONG_PACKETS_REG_ID          5\n#define ACQ_LAST_COMMAND_REG_ID                   6\n#define ACQ_NEXT_COMMAND_REG_ID                   7\n#define ACQ_LAST_ACKNOWLEDGE_REG_ID               8\n#define ACQ_NEXT_ACKNOWLEDGE_REG_ID               9\n#define ACQ_FSM_STATE_INFO_REG_ID                 10\n#define ACQ_INT_CNTR_INFO_REG_ID                  11\n\n\n#define ACQ_START_ADDR_REG_WIDTH                  9\n#define ACQ_MEM_REGION_SIZE_REG_WIDTH             9\n#define ACQ_NUM_MEM_REGIONS_REG_WIDTH             9\n#define ACQ_INIT_REG_WIDTH                        3\n#define ACQ_RECEIVED_SHORT_PACKETS_REG_WIDTH      32\n#define ACQ_RECEIVED_LONG_PACKETS_REG_WIDTH       32\n#define ACQ_LAST_COMMAND_REG_WIDTH                32\n#define ACQ_NEXT_COMMAND_REG_WIDTH                32\n#define ACQ_LAST_ACKNOWLEDGE_REG_WIDTH            32\n#define ACQ_NEXT_ACKNOWLEDGE_REG_WIDTH            32\n#define ACQ_FSM_STATE_INFO_REG_WIDTH              ((MEM2STREAM_FSM_STATE_BITS * 3) + (ACQ_SYNCHRONIZER_FSM_STATE_BITS * 3))\n#define ACQ_INT_CNTR_INFO_REG_WIDTH               32\n\n \n#define ACQ_START_ADDR_REG_RSTVAL                 0\n#define ACQ_MEM_REGION_SIZE_REG_RSTVAL            128\n#define ACQ_NUM_MEM_REGIONS_REG_RSTVAL            3\n#define ACQ_INIT_REG_RSTVAL                       0\n#define ACQ_RECEIVED_SHORT_PACKETS_REG_RSTVAL     0\n#define ACQ_RECEIVED_LONG_PACKETS_REG_RSTVAL      0\n#define ACQ_LAST_COMMAND_REG_RSTVAL               0\n#define ACQ_NEXT_COMMAND_REG_RSTVAL               0\n#define ACQ_LAST_ACKNOWLEDGE_REG_RSTVAL           0\n#define ACQ_NEXT_ACKNOWLEDGE_REG_RSTVAL           0\n#define ACQ_FSM_STATE_INFO_REG_RSTVAL             0\n#define ACQ_INT_CNTR_INFO_REG_RSTVAL              0\n\n \n#define ACQ_INIT_RST_REG_BIT                      0\n#define ACQ_INIT_RESYNC_BIT                       2\n#define ACQ_INIT_RST_IDX                          ACQ_INIT_RST_REG_BIT\n#define ACQ_INIT_RST_BITS                         1\n#define ACQ_INIT_RESYNC_IDX                       ACQ_INIT_RESYNC_BIT\n#define ACQ_INIT_RESYNC_BITS                      1\n\n \n \n \n#define ACQ_TOKEN_ID_LSB                          0\n#define ACQ_TOKEN_ID_MSB                          3\n#define ACQ_TOKEN_WIDTH                           (ACQ_TOKEN_ID_MSB - ACQ_TOKEN_ID_LSB  + 1) \n#define ACQ_TOKEN_ID_IDX                          0\n#define ACQ_TOKEN_ID_BITS                         ACQ_TOKEN_WIDTH\n#define ACQ_INIT_CMD_INIT_IDX                     4\n#define ACQ_INIT_CMD_INIT_BITS                    3\n#define ACQ_CMD_START_ADDR_IDX                    4\n#define ACQ_CMD_START_ADDR_BITS                   9\n#define ACQ_CMD_NOFWORDS_IDX                      13\n#define ACQ_CMD_NOFWORDS_BITS                     9\n#define ACQ_MEM_REGION_ID_IDX                     22\n#define ACQ_MEM_REGION_ID_BITS                    9\n#define ACQ_PACKET_LENGTH_TOKEN_MSB               21\n#define ACQ_PACKET_LENGTH_TOKEN_LSB               13\n#define ACQ_PACKET_DATA_FORMAT_ID_TOKEN_MSB       9\n#define ACQ_PACKET_DATA_FORMAT_ID_TOKEN_LSB       4\n#define ACQ_PACKET_CH_ID_TOKEN_MSB                11\n#define ACQ_PACKET_CH_ID_TOKEN_LSB                10\n#define ACQ_PACKET_MEM_REGION_ID_TOKEN_MSB        12\t\t \n#define ACQ_PACKET_MEM_REGION_ID_TOKEN_LSB        4\t\t \n\n \n#define ACQ_READ_REGION_AUTO_INCR_TOKEN_ID        0 \n#define ACQ_READ_REGION_TOKEN_ID                  1 \n#define ACQ_READ_REGION_SOP_TOKEN_ID              2 \n#define ACQ_INIT_TOKEN_ID                         8 \n\n \n#define ACQ_READ_REGION_ACK_TOKEN_ID              0 \n#define ACQ_END_OF_PACKET_TOKEN_ID                4 \n#define ACQ_END_OF_REGION_TOKEN_ID                5 \n#define ACQ_SOP_MISMATCH_TOKEN_ID                 6 \n#define ACQ_UNDEF_PH_TOKEN_ID                     7 \n\n#define ACQ_TOKEN_MEMREGIONID_MSB                 30\n#define ACQ_TOKEN_MEMREGIONID_LSB                 22\n#define ACQ_TOKEN_NOFWORDS_MSB                    21\n#define ACQ_TOKEN_NOFWORDS_LSB                    13\n#define ACQ_TOKEN_STARTADDR_MSB                   12\n#define ACQ_TOKEN_STARTADDR_LSB                   4\n\n \n \n \n\n#define WORD_COUNT_WIDTH                          16\n#define PKT_CODE_WIDTH                            6\n#define CHN_NO_WIDTH                              2\n#define ERROR_INFO_WIDTH                          8\n\n#define LONG_PKTCODE_MAX                          63\n#define LONG_PKTCODE_MIN                          16\n#define SHORT_PKTCODE_MAX                         15\n\n#define EOF_CODE                                  1\n\n \n \n \n#define ACQ_START_OF_FRAME                        0\n#define ACQ_END_OF_FRAME                          1\n#define ACQ_START_OF_LINE                         2\n#define ACQ_END_OF_LINE                           3\n#define ACQ_LINE_PAYLOAD                          4\n#define ACQ_GEN_SH_PKT                            5\n\n \n#define ACQ_PKT_TYPE_IDX                          16\n#define ACQ_PKT_TYPE_BITS                         6\n#define ACQ_PKT_SOP_IDX                           32\n#define ACQ_WORD_CNT_IDX                          0\n#define ACQ_WORD_CNT_BITS                         16\n#define ACQ_PKT_INFO_IDX                          16\n#define ACQ_PKT_INFO_BITS                         8\n#define ACQ_HEADER_DATA_IDX                       0\n#define ACQ_HEADER_DATA_BITS                      16\n#define ACQ_ACK_TOKEN_ID_IDX                      ACQ_TOKEN_ID_IDX\n#define ACQ_ACK_TOKEN_ID_BITS                     ACQ_TOKEN_ID_BITS\n#define ACQ_ACK_NOFWORDS_IDX                      13\n#define ACQ_ACK_NOFWORDS_BITS                     9\n#define ACQ_ACK_PKT_LEN_IDX                       4\n#define ACQ_ACK_PKT_LEN_BITS                      16\n\n \n \n \n\n#define ACQ_YUV420_8_DATA                       24    \n#define ACQ_YUV420_10_DATA                      25    \n#define ACQ_YUV420_8L_DATA                      26    \n#define ACQ_YUV422_8_DATA                       30    \n#define ACQ_YUV422_10_DATA                      31    \n#define ACQ_RGB444_DATA                         32    \n#define ACQ_RGB555_DATA\t\t\t\t\t\t 33    \n#define ACQ_RGB565_DATA\t\t\t\t\t\t 34    \n#define ACQ_RGB666_DATA\t\t\t\t\t\t 35    \n#define ACQ_RGB888_DATA\t\t\t\t\t\t 36    \n#define ACQ_RAW6_DATA\t\t\t\t\t\t\t 40    \n#define ACQ_RAW7_DATA\t\t\t\t\t\t\t 41    \n#define ACQ_RAW8_DATA\t\t\t\t\t\t\t 42    \n#define ACQ_RAW10_DATA\t\t\t\t\t\t 43    \n#define ACQ_RAW12_DATA\t\t\t\t\t\t 44    \n#define ACQ_RAW14_DATA\t\t\t\t\t\t 45    \n#define ACQ_USR_DEF_1_DATA\t\t\t\t\t\t 48    \n#define ACQ_USR_DEF_2_DATA\t\t\t\t\t\t 49    \n#define ACQ_USR_DEF_3_DATA\t\t\t\t\t\t 50    \n#define ACQ_USR_DEF_4_DATA\t\t\t\t\t\t 51    \n#define ACQ_USR_DEF_5_DATA\t\t\t\t\t\t 52    \n#define ACQ_USR_DEF_6_DATA\t\t\t\t\t\t 53    \n#define ACQ_USR_DEF_7_DATA\t\t\t\t\t\t 54    \n#define ACQ_USR_DEF_8_DATA\t\t\t\t\t\t 55    \n#define ACQ_Emb_DATA\t\t\t\t\t\t\t 18    \n#define ACQ_SOF_DATA\t\t\t\t\t\t\t 0    \n#define ACQ_EOF_DATA\t\t\t\t\t\t\t 1    \n#define ACQ_SOL_DATA\t\t\t\t\t\t\t 2    \n#define ACQ_EOL_DATA\t\t\t\t\t\t\t 3    \n#define ACQ_GEN_SH1_DATA\t\t\t\t\t\t 8    \n#define ACQ_GEN_SH2_DATA\t\t\t\t\t\t 9    \n#define ACQ_GEN_SH3_DATA\t\t\t\t\t\t 10    \n#define ACQ_GEN_SH4_DATA\t\t\t\t\t\t 11    \n#define ACQ_GEN_SH5_DATA\t\t\t\t\t\t 12    \n#define ACQ_GEN_SH6_DATA\t\t\t\t\t\t 13    \n#define ACQ_GEN_SH7_DATA\t\t\t\t\t\t 14    \n#define ACQ_GEN_SH8_DATA\t\t\t\t\t\t 15    \n#define ACQ_YUV420_8_CSPS_DATA\t\t\t\t\t 28    \n#define ACQ_YUV420_10_CSPS_DATA\t\t\t\t\t 29    \n#define ACQ_RESERVED_DATA_TYPE_MIN              56\n#define ACQ_RESERVED_DATA_TYPE_MAX              63\n#define ACQ_GEN_LONG_RESERVED_DATA_TYPE_MIN     19\n#define ACQ_GEN_LONG_RESERVED_DATA_TYPE_MAX     23\n#define ACQ_YUV_RESERVED_DATA_TYPE              27\n#define ACQ_RGB_RESERVED_DATA_TYPE_MIN          37\n#define ACQ_RGB_RESERVED_DATA_TYPE_MAX          39\n#define ACQ_RAW_RESERVED_DATA_TYPE_MIN          46\n#define ACQ_RAW_RESERVED_DATA_TYPE_MAX          47\n\n \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}