INFO-FLOW: Workspace /nethome/mjung76/resnet_rpn_fpn/proj/solution1 opened at Fri Nov 03 00:19:09 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 0.12 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 7.3 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 7.5 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.483 GB.
Execute       set_directive_top resnet_top_2 -name=resnet_top_2 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file './resnet_top2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_top2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_top2.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.82 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_7x7.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.68 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_3x3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_3x3.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_3x3.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.84 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.81 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.5 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_conv_1x1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_conv_1x1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_conv_1x1.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.55 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file './resnet_batchnorm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ./resnet_batchnorm.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang ./resnet_batchnorm.cpp -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.71 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.75 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.33 seconds. CPU system time: 6.63 seconds. Elapsed time: 33.48 seconds; current allocated memory: 1.486 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc" "/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top2.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_7x7.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_3x3.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_conv_1x1.g.bc /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_batchnorm.g.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.14 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.25 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=resnet_top_2 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=resnet_top_2 -reflow-float-conversion -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.21 sec.
Execute       run_link_or_opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=resnet_top_2 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=resnet_top_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.14 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=resnet_top_2 -mllvm -hls-db-dir -mllvm /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,370 Compile/Link /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,370 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,246 Unroll/Inline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,246 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,221 Performance/Pipeline /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,221 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,400 Optimizations /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,400 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<512, 256>(float*, float (*) [256], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<512>(float (*) [64], float (*) [512], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>(float (*) [256], float (*) [512], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<256, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<128, 256>(float*, float (*) [256], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<128>(float (*) [64], float (*) [128], int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>(float (*) [256], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<128, 184, 320, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<128, 128>(float (*) [3][3], float (*) [128][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<128>(float (*) [64], float (*) [128], int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<2>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<128, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<512, 128>(float*, float (*) [128], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<512>(float (*) [64], float (*) [512], int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_load_residual_fm_tile(float (*) [46][40], float (*) [184][320], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'resnet_add_residual_fm(float (*) [46][40], float (*) [46][40], bool)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>(float (*) [128], float (*) [512])' (./resnet_util2.h:334:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<512, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_1x1<128, 512>(float*, float (*) [512], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_1x1(float (*) [46][40], float (*) [51][45], float*, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<128>(float (*) [64], float (*) [128], int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>(float (*) [512], float (*) [128], bool)' (./resnet_util2.h:214:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_input_fm_tile<128, 92, 160, 0>(float (*) [51][45], float (*) [184][320], int, int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_weights_3x3<128, 128>(float (*) [3][3], float (*) [128][3][3], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_conv_3x3(float (*) [46][40], float (*) [51][45], float (*) [3][3], int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_save_partial_out_buf(float (*) [46][40], float (*) [46][40], int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_load_batchnorm_params<128>(float (*) [64], float (*) [128], int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'resnet_batchnorm(float (*) [46][40], float (*) [64], bool)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
INFO: [HLS 214-178] Inlining function 'void resnet_store_out_buf_to_DDR<1>(float (*) [184][320], float (*) [46][40], int, int, int)' into 'void resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>(float (*) [128][3][3], float (*) [128])' (./resnet_util2.h:274:0)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util2.h:153:31)
WARNING: [HLS 214-167] The program may have out of bound array access (./resnet_util2.h:153:29)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.78 seconds. CPU system time: 1.55 seconds. Elapsed time: 9.71 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.488 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top resnet_top_2 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.27 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.26 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.496 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util2.h:109) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_3' (./resnet_util2.h:91) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_3' (./resnet_batchnorm.cpp:41) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_3' (./resnet_util2.h:129) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_3' (./resnet_util2.h:129) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_5' (./resnet_conv_3x3.cpp:33) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util2.h:109) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util2.h:109) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_3' (./resnet_util2.h:49) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_109_1' (./resnet_util2.h:109) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_3' (./resnet_util2.h:170) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_151_2' (./resnet_util2.h:151) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_3' (./resnet_batchnorm.cpp:16) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_3' (./resnet_util2.h:196) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_3' (./resnet_layer2.cpp:40) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_6' (./resnet_layer2.cpp:61) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_9' (./resnet_layer2.cpp:83) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_12' (./resnet_layer2.cpp:106) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_15' (./resnet_layer2.cpp:129) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_18' (./resnet_layer2.cpp:153) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_175_21' (./resnet_layer2.cpp:175) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_24' (./resnet_layer2.cpp:197) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_220_27' (./resnet_layer2.cpp:220) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_242_30' (./resnet_layer2.cpp:242) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_33' (./resnet_layer2.cpp:264) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_287_36' (./resnet_layer2.cpp:287) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_309_39' (./resnet_layer2.cpp:309) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_331_42' (./resnet_layer2.cpp:331) in function 'resnet_layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (./resnet_top2.cpp:62) in function 'resnet_top_2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_19_2' (./resnet_conv_1x1.cpp:19) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (./resnet_conv_1x1.cpp:25) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' completely with a factor of 64.
Command         transform done; 2.17 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:49:38) to (./resnet_util2.h:49:30) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./resnet_util2.h:170:39) to (./resnet_util2.h:170:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' (./resnet_conv_3x3.cpp:12:34)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' (./resnet_conv_3x3.cpp:12:34)...6 expression(s) balanced.
Command         transform done; 0.84 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.73 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.02 seconds; current allocated memory: 1.528 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_2' (./resnet_top2.cpp:60:26) in function 'resnet_top_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./resnet_top2.cpp:58:22) in function 'resnet_top_2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_2' (./resnet_layer2.cpp:38:26) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (./resnet_layer2.cpp:36:22) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_5' (./resnet_layer2.cpp:59:26) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_4' (./resnet_layer2.cpp:57:22) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_8' (./resnet_layer2.cpp:81:26) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_7' (./resnet_layer2.cpp:79:22) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_104_11' (./resnet_layer2.cpp:104:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_10' (./resnet_layer2.cpp:102:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_14' (./resnet_layer2.cpp:127:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_13' (./resnet_layer2.cpp:125:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_17' (./resnet_layer2.cpp:151:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_16' (./resnet_layer2.cpp:149:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_173_20' (./resnet_layer2.cpp:173:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_171_19' (./resnet_layer2.cpp:171:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_195_23' (./resnet_layer2.cpp:195:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_193_22' (./resnet_layer2.cpp:193:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_26' (./resnet_layer2.cpp:218:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_216_25' (./resnet_layer2.cpp:216:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_240_29' (./resnet_layer2.cpp:240:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_238_28' (./resnet_layer2.cpp:238:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_262_32' (./resnet_layer2.cpp:262:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_260_31' (./resnet_layer2.cpp:260:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_285_35' (./resnet_layer2.cpp:285:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_283_34' (./resnet_layer2.cpp:283:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_307_38' (./resnet_layer2.cpp:307:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_305_37' (./resnet_layer2.cpp:305:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_329_41' (./resnet_layer2.cpp:329:28) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_40' (./resnet_layer2.cpp:327:24) in function 'resnet_layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_355_5' (./resnet_util2.h:355:36) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_347_4' (./resnet_util2.h:347:35) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_2' (./resnet_util2.h:89:26) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_87_1' (./resnet_util2.h:87:22) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_2' (./resnet_batchnorm.cpp:39:25) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (./resnet_batchnorm.cpp:37:21) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_345_3' (./resnet_util2.h:345:31) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_340_2' (./resnet_util2.h:340:27) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_338_1' (./resnet_util2.h:338:23) in function 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_2' (./resnet_util2.h:127:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (./resnet_util2.h:125:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_297_5' (./resnet_util2.h:297:36) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_4' (./resnet_util2.h:287:35) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_285_3' (./resnet_util2.h:285:31) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_2' (./resnet_util2.h:280:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_278_1' (./resnet_util2.h:278:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_127_2' (./resnet_util2.h:127:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (./resnet_util2.h:125:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_4' (./resnet_conv_3x3.cpp:31:34) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (./resnet_conv_3x3.cpp:28:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_20_2' (./resnet_conv_3x3.cpp:20:26) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_1' (./resnet_conv_3x3.cpp:17:22) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_297_5' (./resnet_util2.h:297:36) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_287_4' (./resnet_util2.h:287:35) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_285_3' (./resnet_util2.h:285:31) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_280_2' (./resnet_util2.h:280:27) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_278_1' (./resnet_util2.h:278:23) in function 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_5' (./resnet_util2.h:237:36) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_227_4' (./resnet_util2.h:227:35) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_3' (./resnet_util2.h:225:31) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_2' (./resnet_util2.h:220:27) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_1' (./resnet_util2.h:218:23) in function 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_5' (./resnet_util2.h:237:36) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_227_4' (./resnet_util2.h:227:35) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_3' (./resnet_util2.h:225:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_2' (./resnet_util2.h:220:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_1' (./resnet_util2.h:218:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_2' (./resnet_util2.h:47:26) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_45_1' (./resnet_util2.h:45:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_16_1' (./resnet_conv_1x1.cpp:16:22) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_237_5' (./resnet_util2.h:237:36) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_168_2' (./resnet_util2.h:168:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_166_1' (./resnet_util2.h:166:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_227_4' (./resnet_util2.h:227:35) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (./resnet_util2.h:149:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_2' (./resnet_batchnorm.cpp:14:25) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_12_1' (./resnet_batchnorm.cpp:12:21) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_194_2' (./resnet_util2.h:194:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_192_1' (./resnet_util2.h:192:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_225_3' (./resnet_util2.h:225:31) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_220_2' (./resnet_util2.h:220:27) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_1' (./resnet_util2.h:218:23) in function 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>'.
Execute           auto_get_db
Command         transform done; 3.92 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.12 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.93 seconds; current allocated memory: 2.155 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7.53 sec.
Command     elaborate done; 50.74 sec.
Execute     ap_eval exec zip -j /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.13 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'resnet_top_2' ...
Execute       ap_set_top_model resnet_top_2 
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>' to 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>' to 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>' to 'resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_' to 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>' to 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_' to 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>' to 'resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_' to 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>' to 'resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s'.
Command       ap_set_top_model done; 0.23 sec.
Execute       get_model_list resnet_top_2 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model resnet_top_2 
Execute       preproc_iomode -model resnet_layer2 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
Execute       preproc_iomode -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
Execute       preproc_iomode -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
Execute       preproc_iomode -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
Execute       preproc_iomode -model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
Execute       get_model_list resnet_top_2 -filter all-wo-channel 
INFO-FLOW: Model list for configure: resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ {resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI {resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 resnet_layer2 resnet_top_2
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
INFO-FLOW: Configuring Module : resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
Execute       apply_spec_resource_limit resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
INFO-FLOW: Configuring Module : resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
Execute       apply_spec_resource_limit resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
INFO-FLOW: Configuring Module : resnet_layer2 ...
Execute       set_default_model resnet_layer2 
Execute       apply_spec_resource_limit resnet_layer2 
INFO-FLOW: Configuring Module : resnet_top_2 ...
Execute       set_default_model resnet_top_2 
Execute       apply_spec_resource_limit resnet_top_2 
INFO-FLOW: Model list for preprocess: resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ {resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI {resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 resnet_layer2 resnet_top_2
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO ...
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
INFO-FLOW: Preprocessing Module: resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> ...
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
Execute       cdfg_preprocess -model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
INFO-FLOW: Preprocessing Module: resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 ...
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
Execute       cdfg_preprocess -model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
INFO-FLOW: Preprocessing Module: resnet_layer2 ...
Execute       set_default_model resnet_layer2 
Execute       cdfg_preprocess -model resnet_layer2 
Execute       rtl_gen_preprocess resnet_layer2 
INFO-FLOW: Preprocessing Module: resnet_top_2 ...
Execute       set_default_model resnet_top_2 
Execute       cdfg_preprocess -model resnet_top_2 
Execute       rtl_gen_preprocess resnet_top_2 
INFO-FLOW: Model list for synthesis: resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ {resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI {resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 resnet_layer2 resnet_top_2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.159 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.159 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.160 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.160 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.160 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.160 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 8.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.68 seconds; current allocated memory: 2.166 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.36 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.72 seconds; current allocated memory: 2.167 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.27 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.61 seconds; current allocated memory: 2.168 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.168 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.168 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.168 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util2.h:256) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.95 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.01 seconds; current allocated memory: 2.169 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.169 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.170 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.170 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
Execute       schedule -model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.171 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.52 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>.
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
Execute       bind -model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 2.171 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.73 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln63) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 2.172 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.172 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.173 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.173 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.173 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.173 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.37 seconds; current allocated memory: 2.179 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.3 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.45 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.76 seconds; current allocated memory: 2.180 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.27 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.98 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.39 seconds; current allocated memory: 2.180 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.181 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.181 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.181 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_5', ./resnet_batchnorm.cpp:12->./resnet_util2.h:256) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.7 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.77 seconds; current allocated memory: 2.182 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.182 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.183 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.183 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.184 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
Execute       bind -model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.49 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.184 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.61 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln85) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 2.185 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.185 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.45 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.186 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.186 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.186 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.187 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305).
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.53 seconds; current allocated memory: 2.187 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.35 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.188 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 2.188 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.188 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.188 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.188 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util2.h:316) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.31 seconds; current allocated memory: 2.189 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.189 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.190 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.190 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.97 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 2.191 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.191 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln108) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.192 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.192 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.193 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.193 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.193 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.193 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:362) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.34 seconds; current allocated memory: 2.198 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.25 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.5 seconds; current allocated memory: 2.199 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.23 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.200 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.201 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.201 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.201 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_1', ./resnet_batchnorm.cpp:12->./resnet_util2.h:372) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 22, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.93 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.201 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.202 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln87_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln93) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.202 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.202 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.203 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.203 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.203 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.204 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.205 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.52 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
Execute       bind -model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.58 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.205 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.65 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln132) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.206 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.206 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.207 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.207 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_109_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.207 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.207 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_1', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_3', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_5', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_7', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_37', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_53', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'): Unable to schedule 'load' operation ('in_fm_buf_1_load_61', ./resnet_conv_1x1.cpp:29->./resnet_util2.h:244) on array 'in_fm_buf_1' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_fm_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 328, loop 'VITIS_LOOP_16_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.24 seconds; current allocated memory: 2.212 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.42 seconds; current allocated memory: 2.213 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.2 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.45 seconds; current allocated memory: 2.214 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.215 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.215 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.215 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_7', ./resnet_batchnorm.cpp:12->./resnet_util2.h:256) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.01 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.215 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.216 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
Execute       schedule -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.216 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.
Execute       set_default_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
Execute       bind -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.216 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.217 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.46 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
Execute       bind -model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.218 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.66 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln155) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.218 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.218 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln45_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.53 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.219 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.220 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.220 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.220 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln35_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) and 'icmp' operation ('icmp_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305).
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
WARNING: [HLS 200-880] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' (loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('add4416_i_write_ln33', ./resnet_conv_3x3.cpp:33->./resnet_util2.h:305) of variable 'add44_i', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305 on local variable 'add4416_i' and 'load' operation ('add4416_i_load', ./resnet_conv_3x3.cpp:35->./resnet_util2.h:305) on local variable 'add4416_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 18, loop 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.221 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.221 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln173) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.221 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.222 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_1_VITIS_LOOP_151_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.222 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.222 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln18) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'.
WARNING: [HLS 200-885] The II Violation in module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' (loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'): Unable to schedule 'load' operation ('param_buf_1_load_3', ./resnet_batchnorm.cpp:12->./resnet_util2.h:316) on array 'param_buf_1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'param_buf_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.222 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.223 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln192_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln198) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.223 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.224 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
Execute       schedule -model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.7 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.224 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>.
Execute       set_default_model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
Execute       bind -model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.225 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.bind.adb -f 
INFO-FLOW: Finish binding resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.226 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.227 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln200) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.227 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.227 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln222) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.227 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.228 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln244) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.228 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.228 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln267) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.228 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.229 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln289) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.229 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.229 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln311) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.230 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.230 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
Execute       schedule -model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln333) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.230 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.
Execute       set_default_model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
Execute       bind -model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.231 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_layer2 
Execute       schedule -model resnet_layer2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.231 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_layer2.
Execute       set_default_model resnet_layer2 
Execute       bind -model resnet_layer2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.231 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.47 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.bind.adb -f 
INFO-FLOW: Finish binding resnet_layer2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet_top_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resnet_top_2 
Execute       schedule -model resnet_top_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln64) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.9 seconds; current allocated memory: 2.232 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.sched.adb -f 
INFO-FLOW: Finish scheduling resnet_top_2.
Execute       set_default_model resnet_top_2 
Execute       bind -model resnet_top_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.06 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 2.233 GB.
Execute       syn_report -verbosereport -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.58 sec.
Execute       db_write -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.bind.adb -f 
INFO-FLOW: Finish binding resnet_top_2.
Execute       get_model_list resnet_top_2 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
Execute       rtl_gen_preprocess resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
Execute       rtl_gen_preprocess resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
Execute       rtl_gen_preprocess resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
Execute       rtl_gen_preprocess resnet_layer2 
Execute       rtl_gen_preprocess resnet_top_2 
INFO-FLOW: Model list for RTL generation: resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ {resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI {resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 resnet_layer2 resnet_top_2
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.58 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.85 seconds; current allocated memory: 2.233 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.234 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.236 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1'.
Command       create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.243 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.86 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.39 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.72 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.adb 
Command       db_write done; 0.53 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.63 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.99 seconds; current allocated memory: 2.254 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.256 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.257 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.260 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s/grp_fu_398_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.265 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.87 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6' pipeline 'VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 2.268 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2'.
Command       create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.270 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.272 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2'.
Command       create_rtl_model done; 0.41 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.278 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.76 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.56 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.68 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.adb 
Command       db_write done; 0.69 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.92 seconds. CPU system time: 0.09 seconds. Elapsed time: 4.24 seconds; current allocated memory: 2.290 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.291 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.293 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.295 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s/grp_fu_398_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.299 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.77 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9' pipeline 'VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 2.303 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_9s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.305 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.308 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.311 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.313 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.314 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.317 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_5ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.318 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.322 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.42 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12' pipeline 'VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.326 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.328 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.330 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
Command       create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.337 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.89 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.37 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.67 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.adb 
Command       db_write done; 0.5 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.02 seconds; current allocated memory: 2.348 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.351 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.352 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI' pipeline 'VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.355 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 2.357 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.360 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_RAM_AUTO_1R1W' to 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb' using auto RAMs.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.362 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.87 sec.
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.adb 
Execute       db_write -model resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15' pipeline 'VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 2.366 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.371 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1' pipeline 'VITIS_LOOP_109_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.373 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_16_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2'.
Command       create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.377 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.76 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.5 sec.
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.84 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.adb 
Command       db_write done; 0.49 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.18 seconds; current allocated memory: 2.389 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.394 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.396 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.398 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
Execute       gen_rtl resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.adb 
Execute       db_write -model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.401 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.9 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18' pipeline 'VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.45 seconds; current allocated memory: 2.405 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s' pipeline 'VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_8s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.409 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI' pipeline 'VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.411 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s' pipeline 'VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 2.414 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI' pipeline 'VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.416 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline 'VITIS_LOOP_149_1_VITIS_LOOP_151_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.419 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s' pipeline 'VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.421 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.12 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI' pipeline 'VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 2.423 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.adb 
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.425 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s 
Execute       gen_rtl resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s 
Execute       syn_report -csynth -model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.38 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0> -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21' pipeline 'VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.429 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24' pipeline 'VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.433 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27' pipeline 'VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.435 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30' pipeline 'VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.437 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33' pipeline 'VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.439 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36' pipeline 'VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.440 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39' pipeline 'VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.442 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42' pipeline 'VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_7ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.444 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
Execute       gen_rtl resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
Execute       syn_report -csynth -model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.adb 
Execute       db_write -model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_layer2 -top_prefix resnet_top_2_ -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_layer2'.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_resnet_layer_in_fm_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_param_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_partial_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_in_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_weight_buf_1x1_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_out_fm_buf_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'resnet_top_2_resnet_layer2_weight_buf_3x3_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 8.85 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.64 seconds. CPU system time: 0.52 seconds. Elapsed time: 9.25 seconds; current allocated memory: 2.470 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_layer2 -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2_resnet_layer2 
Execute       gen_rtl resnet_layer2 -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2_resnet_layer2 
Execute       syn_report -csynth -model resnet_layer2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_layer2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_layer2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_layer2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 2.96 sec.
Execute       db_write -model resnet_layer2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.adb 
Execute       db_write -model resnet_layer2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_layer2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet_top_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model resnet_top_2 -top_prefix  -sub_prefix resnet_top_2_ -mg_file /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer1_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_input_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_downsample_0_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_0_downsample_1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_1_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_2_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_conv1_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_bn1_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_conv2_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_bn2_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_conv3_weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_3_bn3_params' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet_top_2/resnet_layer2_output_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet_top_2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_8ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet_top_2'.
Command       create_rtl_model done; 1.1 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.42 seconds; current allocated memory: 2.470 GB.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       gen_rtl resnet_top_2 -istop -style xilinx -f -lang vhdl -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/vhdl/resnet_top_2 
Execute       gen_rtl resnet_top_2 -istop -style xilinx -f -lang vlog -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/verilog/resnet_top_2 
Execute       syn_report -csynth -model resnet_top_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model resnet_top_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/resnet_top_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model resnet_top_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 3.03 sec.
Execute       db_write -model resnet_top_2 -f -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.adb 
Execute       db_write -model resnet_top_2 -bindview -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info resnet_top_2 -p /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2 
Execute       export_constraint_db -f -tool general -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.constraint.tcl 
Execute       syn_report -designview -model resnet_top_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.design.xml 
Command       syn_report done; 5.84 sec.
Execute       syn_report -csynthDesign -model resnet_top_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.rpt -MHOut /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model resnet_top_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model resnet_top_2 -o /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.protoinst 
Execute       sc_get_clocks resnet_top_2 
Execute       sc_get_portdomain resnet_top_2 
INFO-FLOW: Model list for RTL component generation: resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.1 {resnet_bottleneck_conv1_bn1<256, 184, 320, 512, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_.2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.2 {resnet_bottleneck_conv1_bn1<256, 184, 320, 128, 184, 320, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_.1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.1 {resnet_bottleneck_conv2_bn2_relu<128, 184, 320, 128, 92, 160, 2, 0>} resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_ resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_ {resnet_bottleneck_conv3_bn3_add_relu<128, 92, 160, 512, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_ resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO {resnet_bottleneck_conv1_bn1<512, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_ resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI {resnet_bottleneck_conv2_bn2_relu<128, 92, 160, 128, 92, 160, 1, 0>} resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 resnet_layer2 resnet_top_2
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mac_muladd_9ns_8ns_8ns_17_4_1.
INFO-FLOW: Append model resnet_top_2_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mul_7ns_7ns_13_1_1.
INFO-FLOW: Append model resnet_top_2_mul_7ns_7ns_13_1_1
INFO-FLOW: Found component resnet_top_2_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model resnet_top_2_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component resnet_top_2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1.
INFO-FLOW: Append model resnet_top_2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mul_6ns_7ns_12_1_1.
INFO-FLOW: Append model resnet_top_2_mul_6ns_7ns_12_1_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mac_muladd_7ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model resnet_top_2_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mac_muladd_7ns_6ns_5ns_13_4_1.
INFO-FLOW: Append model resnet_top_2_mac_muladd_7ns_6ns_5ns_13_4_1
INFO-FLOW: Found component resnet_top_2_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1.
INFO-FLOW: Append model resnet_top_2_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mul_3ns_7ns_8_1_1.
INFO-FLOW: Append model resnet_top_2_mul_3ns_7ns_8_1_1
INFO-FLOW: Found component resnet_top_2_mul_3ns_6ns_7_1_1.
INFO-FLOW: Append model resnet_top_2_mul_3ns_6ns_7_1_1
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mac_muladd_10ns_8ns_7ns_18_4_1.
INFO-FLOW: Append model resnet_top_2_mac_muladd_10ns_8ns_7ns_18_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1.
INFO-FLOW: Append model resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mac_muladd_8ns_8ns_8ns_16_4_1.
INFO-FLOW: Append model resnet_top_2_mac_muladd_8ns_8ns_8ns_16_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_ama_addmuladd_7ns_7ns_8ns_9s_16_4_1.
INFO-FLOW: Append model resnet_top_2_ama_addmuladd_7ns_7ns_8ns_9s_16_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1.
INFO-FLOW: Append model resnet_top_2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1.
INFO-FLOW: Append model resnet_top_2_ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mul_64ns_64ns_128_5_1.
INFO-FLOW: Append model resnet_top_2_mul_64ns_64ns_128_5_1
INFO-FLOW: Found component resnet_top_2_mul_3ns_7ns_9_1_1.
INFO-FLOW: Append model resnet_top_2_mul_3ns_7ns_9_1_1
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mac_muladd_8ns_8ns_7ns_16_4_1.
INFO-FLOW: Append model resnet_top_2_mac_muladd_8ns_8ns_7ns_16_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb.
INFO-FLOW: Append model resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.compgen.tcl 
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8s_16_4_1.
INFO-FLOW: Append model resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8s_16_4_1
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_mul_2ns_7ns_8_1_1.
INFO-FLOW: Append model resnet_top_2_mul_2ns_7ns_8_1_1
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [resnet_layer2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.compgen.tcl 
INFO-FLOW: Found component resnet_top_2_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model resnet_top_2_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component resnet_top_2_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model resnet_top_2_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component resnet_top_2_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model resnet_top_2_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component resnet_top_2_resnet_layer2_resnet_layer_in_fm_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_2_resnet_layer2_resnet_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_2_resnet_layer2_param_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_2_resnet_layer2_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_2_resnet_layer2_partial_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_2_resnet_layer2_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_2_resnet_layer2_in_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_2_resnet_layer2_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_2_resnet_layer2_weight_buf_1x1_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_2_resnet_layer2_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_2_resnet_layer2_out_fm_buf_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_2_resnet_layer2_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: Found component resnet_top_2_resnet_layer2_weight_buf_3x3_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model resnet_top_2_resnet_layer2_weight_buf_3x3_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [resnet_top_2] ... 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.compgen.tcl 
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s
INFO-FLOW: Append model resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO
INFO-FLOW: Append model resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI
INFO-FLOW: Append model resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39
INFO-FLOW: Append model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42
INFO-FLOW: Append model resnet_layer2
INFO-FLOW: Append model resnet_top_2
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: resnet_top_2_mac_muladd_9ns_8ns_8ns_17_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_mul_7ns_7ns_13_1_1 resnet_top_2_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1 resnet_top_2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_mul_6ns_7ns_12_1_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_mac_muladd_7ns_6ns_6ns_13_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_mac_muladd_7ns_6ns_5ns_13_4_1 resnet_top_2_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_mul_3ns_7ns_8_1_1 resnet_top_2_mul_3ns_6ns_7_1_1 resnet_top_2_mac_muladd_10ns_8ns_7ns_18_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_mac_muladd_8ns_8ns_8ns_16_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_ama_addmuladd_7ns_7ns_8ns_9s_16_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_mul_64ns_64ns_128_5_1 resnet_top_2_mul_3ns_7ns_9_1_1 resnet_top_2_mac_muladd_8ns_8ns_7ns_16_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8s_16_4_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_mul_2ns_7ns_8_1_1 resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_flow_control_loop_pipe_sequential_init resnet_top_2_faddfsub_32ns_32ns_32_5_full_dsp_1 resnet_top_2_fadd_32ns_32ns_32_5_full_dsp_1 resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1 resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1 resnet_top_2_fcmp_32ns_32ns_1_2_no_dsp_1 resnet_top_2_resnet_layer2_resnet_layer_in_fm_1_RAM_AUTO_1R1W resnet_top_2_resnet_layer2_param_buf_1_RAM_AUTO_1R1W resnet_top_2_resnet_layer2_partial_out_fm_buf_1_RAM_AUTO_1R1W resnet_top_2_resnet_layer2_in_fm_buf_1_RAM_AUTO_1R1W resnet_top_2_resnet_layer2_weight_buf_1x1_1_RAM_AUTO_1R1W resnet_top_2_resnet_layer2_out_fm_buf_1_RAM_AUTO_1R1W resnet_top_2_resnet_layer2_weight_buf_3x3_1_RAM_AUTO_1R1W resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1 resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2 resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1 resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 resnet_layer2 resnet_top_2
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model resnet_top_2_mac_muladd_9ns_8ns_8ns_17_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_mul_7ns_7ns_13_1_1
INFO-FLOW: To file: write model resnet_top_2_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model resnet_top_2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_mul_6ns_7ns_12_1_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_mac_muladd_7ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_mac_muladd_7ns_6ns_5ns_13_4_1
INFO-FLOW: To file: write model resnet_top_2_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_mul_3ns_7ns_8_1_1
INFO-FLOW: To file: write model resnet_top_2_mul_3ns_6ns_7_1_1
INFO-FLOW: To file: write model resnet_top_2_mac_muladd_10ns_8ns_7ns_18_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_mac_muladd_8ns_8ns_8ns_16_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_ama_addmuladd_7ns_7ns_8ns_9s_16_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_mul_64ns_64ns_128_5_1
INFO-FLOW: To file: write model resnet_top_2_mul_3ns_7ns_9_1_1
INFO-FLOW: To file: write model resnet_top_2_mac_muladd_8ns_8ns_7ns_16_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8s_16_4_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_mul_2ns_7ns_8_1_1
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model resnet_top_2_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model resnet_top_2_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model resnet_top_2_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model resnet_top_2_resnet_layer2_resnet_layer_in_fm_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_2_resnet_layer2_param_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_2_resnet_layer2_partial_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_2_resnet_layer2_in_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_2_resnet_layer2_weight_buf_1x1_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_2_resnet_layer2_out_fm_buf_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_top_2_resnet_layer2_weight_buf_3x3_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s
INFO-FLOW: To file: write model resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO
INFO-FLOW: To file: write model resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI
INFO-FLOW: To file: write model resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39
INFO-FLOW: To file: write model resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42
INFO-FLOW: To file: write model resnet_layer2
INFO-FLOW: To file: write model resnet_top_2
INFO-FLOW: Generating /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db' modelList='resnet_top_2_mac_muladd_9ns_8ns_8ns_17_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_7ns_7ns_13_1_1
resnet_top_2_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
resnet_top_2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_6ns_7ns_12_1_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mac_muladd_7ns_6ns_6ns_13_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mac_muladd_7ns_6ns_5ns_13_4_1
resnet_top_2_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_3ns_7ns_8_1_1
resnet_top_2_mul_3ns_6ns_7_1_1
resnet_top_2_mac_muladd_10ns_8ns_7ns_18_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mac_muladd_8ns_8ns_8ns_16_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_7ns_7ns_8ns_9s_16_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_64ns_64ns_128_5_1
resnet_top_2_mul_3ns_7ns_9_1_1
resnet_top_2_mac_muladd_8ns_8ns_7ns_16_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8s_16_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_2ns_7ns_8_1_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_faddfsub_32ns_32ns_32_5_full_dsp_1
resnet_top_2_fadd_32ns_32ns_32_5_full_dsp_1
resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_2_fcmp_32ns_32ns_1_2_no_dsp_1
resnet_top_2_resnet_layer2_resnet_layer_in_fm_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_param_buf_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_partial_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_in_fm_buf_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_weight_buf_1x1_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_weight_buf_3x3_1_RAM_AUTO_1R1W
resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s
resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s
resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s
resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s
resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s
resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s
resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI
resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s
resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21
resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24
resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27
resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30
resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33
resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36
resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39
resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42
resnet_layer2
resnet_top_2
' expOnly='0'
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.2 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.23 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.14 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.23 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.11 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.13 sec.
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.compgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.67 seconds. CPU system time: 1.04 seconds. Elapsed time: 13.97 seconds; current allocated memory: 2.470 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='resnet_top_2_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/mjung76/resnet_rpn_fpn/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='resnet_top_2_mac_muladd_9ns_8ns_8ns_17_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_7ns_7ns_13_1_1
resnet_top_2_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1
resnet_top_2_ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_6ns_7ns_12_1_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mac_muladd_7ns_6ns_6ns_13_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mac_muladd_7ns_6ns_5ns_13_4_1
resnet_top_2_ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_3ns_7ns_8_1_1
resnet_top_2_mul_3ns_6ns_7_1_1
resnet_top_2_mac_muladd_10ns_8ns_7ns_18_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mac_muladd_8ns_8ns_8ns_16_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_7ns_7ns_8ns_9s_16_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_64ns_64ns_128_5_1
resnet_top_2_mul_3ns_7ns_9_1_1
resnet_top_2_mac_muladd_8ns_8ns_7ns_16_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_ds_fm_buf_1_bkb
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_ama_addmuladd_7ns_7ns_8ns_8s_16_4_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_mul_2ns_7ns_8_1_1
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_flow_control_loop_pipe_sequential_init
resnet_top_2_faddfsub_32ns_32ns_32_5_full_dsp_1
resnet_top_2_fadd_32ns_32ns_32_5_full_dsp_1
resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1
resnet_top_2_fcmp_32ns_32ns_1_2_no_dsp_1
resnet_top_2_resnet_layer2_resnet_layer_in_fm_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_param_buf_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_partial_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_in_fm_buf_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_weight_buf_1x1_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_out_fm_buf_1_RAM_AUTO_1R1W
resnet_top_2_resnet_layer2_weight_buf_3x3_1_RAM_AUTO_1R1W
resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1
resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s
resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2
resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s
resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1
resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s
resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI
resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s
resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s
resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s
resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO
resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s
resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s
resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI
resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s
resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21
resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24
resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27
resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30
resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33
resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36
resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39
resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42
resnet_layer2
resnet_top_2
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.rtl_wrap.cfg.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.compgen.dataonly.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_layer2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.tbgen.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/resnet_top_2.constraint.tcl 
Execute       sc_get_clocks resnet_top_2 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_2_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_2_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_2_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /nethome/mjung76/resnet_rpn_fpn/proj/solution1/impl/misc/resnet_top_2_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST resnet_top_2 MODULE2INSTS {resnet_top_2 resnet_top_2 resnet_layer2 grp_resnet_layer2_fu_195 resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 grp_resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3_fu_126 resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s grp_resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s_fu_134 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1_fu_382 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_fu_396 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1_fu_405 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1_fu_415 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_fu_424 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_fu_500 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1_fu_508 resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 grp_resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_156 resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s grp_resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s_fu_164 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2_fu_370 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2_fu_383 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2_fu_392 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2_fu_402 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_fu_411 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_fu_487 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2_fu_495 resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 grp_resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9_fu_186 resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s grp_resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s_fu_194 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1_fu_326 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_fu_342 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1_fu_351 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1_fu_361 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_fu_370 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_fu_386 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1_fu_394 resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 grp_resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12_fu_216 resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s grp_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_fu_224 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI_fu_372 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_386 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI_fu_395 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1_fu_407 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s_fu_417 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_426 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_fu_502 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_fu_510 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s_fu_518 resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 grp_resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15_fu_256 resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s grp_resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s_fu_266 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s_fu_372 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_386 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_fu_395 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_fu_405 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_414 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_fu_490 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_fu_498 resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 grp_resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18_fu_292 resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s grp_resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s_fu_300 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s_fu_310 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_325 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_fu_334 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_fu_344 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_fu_353 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_fu_369 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_fu_377 resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 grp_resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21_fu_326 resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 grp_resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24_fu_334 resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 grp_resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27_fu_344 resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 grp_resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30_fu_352 resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 grp_resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33_fu_360 resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 grp_resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36_fu_370 resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 grp_resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39_fu_378 resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 grp_resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42_fu_386} INST2MODULE {resnet_top_2 resnet_top_2 grp_resnet_layer2_fu_195 resnet_layer2 grp_resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3_fu_126 resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 grp_resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s_fu_134 resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1_fu_382 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_fu_396 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1_fu_405 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1_fu_415 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_fu_424 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_fu_500 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1_fu_508 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1 grp_resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_156 resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 grp_resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s_fu_164 resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2_fu_370 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2_fu_383 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2_fu_392 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2_fu_402 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_fu_411 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_fu_487 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2_fu_495 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2 grp_resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9_fu_186 resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 grp_resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s_fu_194 resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1_fu_326 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_fu_342 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1_fu_351 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1_fu_361 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_fu_370 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_fu_386 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1_fu_394 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1 grp_resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12_fu_216 resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 grp_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_fu_224 resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI_fu_372 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_386 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI_fu_395 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1_fu_407 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s_fu_417 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_426 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_fu_502 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_fu_510 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s_fu_518 resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s grp_resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15_fu_256 resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 grp_resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s_fu_266 resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s_fu_372 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_386 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_fu_395 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_fu_405 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_414 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_fu_490 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_fu_498 resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO grp_resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18_fu_292 resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 grp_resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s_fu_300 resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s_fu_310 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_325 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_fu_334 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_fu_344 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_fu_353 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_fu_369 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_fu_377 resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI grp_resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21_fu_326 resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 grp_resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24_fu_334 resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 grp_resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27_fu_344 resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 grp_resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30_fu_352 resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 grp_resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33_fu_360 resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 grp_resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36_fu_370 resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 grp_resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39_fu_378 resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 grp_resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42_fu_386 resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42} INSTDATA {resnet_top_2 {DEPTH 1 CHILDREN grp_resnet_layer2_fu_195} grp_resnet_layer2_fu_195 {DEPTH 2 CHILDREN {grp_resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3_fu_126 grp_resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s_fu_134 grp_resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_156 grp_resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s_fu_164 grp_resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9_fu_186 grp_resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s_fu_194 grp_resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12_fu_216 grp_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_fu_224 grp_resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15_fu_256 grp_resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s_fu_266 grp_resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18_fu_292 grp_resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s_fu_300 grp_resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21_fu_326 grp_resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24_fu_334 grp_resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27_fu_344 grp_resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30_fu_352 grp_resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33_fu_360 grp_resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36_fu_370 grp_resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39_fu_378 grp_resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42_fu_386}} grp_resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3_fu_126 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s_fu_134 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1_fu_382 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_fu_396 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1_fu_405 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1_fu_415 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_fu_424 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_fu_500 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1_fu_508}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1_fu_382 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_fu_396 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1_fu_405 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1_fu_415 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1_fu_424 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1_fu_500 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1_fu_508 {DEPTH 4 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6_fu_156 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s_fu_164 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2_fu_370 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2_fu_383 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2_fu_392 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2_fu_402 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_fu_411 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_fu_487 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2_fu_495}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2_fu_370 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2_fu_383 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2_fu_392 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2_fu_402 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2_fu_411 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2_fu_487 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2_fu_495 {DEPTH 4 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9_fu_186 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s_fu_194 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1_fu_326 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_fu_342 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1_fu_351 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1_fu_361 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_fu_370 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_fu_386 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1_fu_394}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1_fu_326 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1_fu_342 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1_fu_351 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1_fu_361 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1_fu_370 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1_fu_386 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1_fu_394 {DEPTH 4 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12_fu_216 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s_fu_224 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI_fu_372 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_386 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI_fu_395 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1_fu_407 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s_fu_417 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_426 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_fu_502 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_fu_510 grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s_fu_518}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI_fu_372 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_386 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI_fu_395 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1_fu_407 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s_fu_417 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_426 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI_fu_502 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI_fu_510 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s_fu_518 {DEPTH 4 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15_fu_256 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s_fu_266 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s_fu_372 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_386 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_fu_395 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_fu_405 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_414 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_fu_490 grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_fu_498}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s_fu_372 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_386 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_fu_395 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_fu_405 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_fu_414 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s_fu_490 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_fu_498 {DEPTH 4 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18_fu_292 {DEPTH 3 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s_fu_300 {DEPTH 3 CHILDREN {grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s_fu_310 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_325 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_fu_334 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_fu_344 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_fu_353 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_fu_369 grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_fu_377}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s_fu_310 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_fu_325 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_fu_334 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_fu_344 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s_fu_353 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s_fu_369 {DEPTH 4 CHILDREN {}} grp_resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_fu_377 {DEPTH 4 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21_fu_326 {DEPTH 3 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24_fu_334 {DEPTH 3 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27_fu_344 {DEPTH 3 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30_fu_352 {DEPTH 3 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33_fu_360 {DEPTH 3 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36_fu_370 {DEPTH 3 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39_fu_378 {DEPTH 3 CHILDREN {}} grp_resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42_fu_386 {DEPTH 3 CHILDREN {}}} MODULEDATA {resnet_layer2_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_146_p2 SOURCE ./resnet_layer2.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_158_p2 SOURCE ./resnet_layer2.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1 SOURCE ./resnet_layer2.cpp:42 VARIABLE mul_ln42 LOOP VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_241_p2 SOURCE ./resnet_layer2.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U1 SOURCE ./resnet_layer2.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_310_p2 SOURCE ./resnet_layer2.cpp:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_323_p2 SOURCE ./resnet_layer2.cpp:42 VARIABLE add_ln42_2 LOOP VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_272_p2 SOURCE ./resnet_layer2.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_182_p2 SOURCE ./resnet_layer2.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_38_2_VITIS_LOOP_40_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_340_p2 SOURCE ./resnet_util2.h:47 VARIABLE empty LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_7_fu_210_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_7 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_222_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U5 SOURCE ./resnet_util2.h:60 VARIABLE mul_ln60 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U6 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_8 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U6 SOURCE ./resnet_util2.h:71 VARIABLE mul_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_305_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./resnet_util2.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./resnet_util2.h:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_369_p2 SOURCE ./resnet_util2.h:47 VARIABLE p_mid1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U6 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_10 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_11_fu_446_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_11 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U7 SOURCE ./resnet_util2.h:60 VARIABLE add_ln60_4 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_4_fu_459_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_4 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_468_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_12_fu_477_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_12 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_402_p2 SOURCE ./resnet_util2.h:49 VARIABLE add_ln49 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_5_fu_246_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47_5 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_102_p2 SOURCE ./resnet_util2.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_112_p2 SOURCE ./resnet_util2.h:111 VARIABLE add_ln111 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_1388_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_3_fu_1400_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_3 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U27 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_1480_p2 SOURCE ./resnet_conv_1x1.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_315_fu_1517_p2 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_ln29_315 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_2595_p2 SOURCE ./resnet_conv_1x1.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_4_fu_160_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166_4 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_175_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U97 SOURCE ./resnet_util2.h:173 VARIABLE mul_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_256_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U97 SOURCE ./resnet_util2.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_280_p2 SOURCE ./resnet_util2.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_4_fu_217_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168_4 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_5_fu_126_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149_5 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_168_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_4_fu_196_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153_4 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_205_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_149_p2 SOURCE ./resnet_util2.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_7_fu_178_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_7 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_190_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U107 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_8_fu_391_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_8 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_271_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U107 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_343_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_4_fu_224_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_334_p2 SOURCE ./resnet_util2.h:194 VARIABLE empty LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_7_fu_197_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_7 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_209_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U110 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U111 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_8 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U111 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198_4 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_295_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U110 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_19 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid193_fu_376_p2 SOURCE ./resnet_util2.h:194 VARIABLE p_mid193 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U111 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_21 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_22_fu_433_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_22 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_2_fu_450_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_2 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_459_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_24_fu_468_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_24 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_401_p2 SOURCE ./resnet_util2.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_4_fu_233_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194_4 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_256_184_320_512_92_160_2_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_3_fu_602_p2 SOURCE ./resnet_util2.h:218 VARIABLE add_ln218_3 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_620_p2 SOURCE ./resnet_util2.h:218 VARIABLE add_ln218 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U120 SOURCE ./resnet_util2.h:220 VARIABLE p_mid2136 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_6ns_7_1_1_U121 SOURCE ./resnet_util2.h:220 VARIABLE p_mid2138 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_724_p2 SOURCE ./resnet_util2.h:220 VARIABLE add_ln220 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_851_p2 SOURCE ./resnet_util2.h:227 VARIABLE add_ln227 LOOP VITIS_LOOP_227_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_2_fu_910_p2 SOURCE ./resnet_util2.h:237 VARIABLE add_ln237_2 LOOP VITIS_LOOP_237_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_922_p2 SOURCE ./resnet_util2.h:237 VARIABLE add_ln237 LOOP VITIS_LOOP_237_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_932_p2 SOURCE ./resnet_conv_1x1.cpp:7 VARIABLE empty_66 LOOP VITIS_LOOP_237_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_870_p2 SOURCE ./resnet_util2.h:225 VARIABLE add_ln225 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_2_fu_875_p2 SOURCE ./resnet_util2.h:220 VARIABLE add_ln220_2 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_145_p2 SOURCE ./resnet_layer2.cpp:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_157_p2 SOURCE ./resnet_layer2.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U137 SOURCE ./resnet_layer2.cpp:63 VARIABLE mul_ln63 LOOP VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_240_p2 SOURCE ./resnet_layer2.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U137 SOURCE ./resnet_layer2.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_271_p2 SOURCE ./resnet_layer2.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_181_p2 SOURCE ./resnet_layer2.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_57_4_VITIS_LOOP_59_5_VITIS_LOOP_61_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_266_p2 SOURCE ./resnet_util2.h:47 VARIABLE empty LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_5_fu_194_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_5 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_206_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U141 SOURCE ./resnet_util2.h:60 VARIABLE mul_ln60 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U142 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_6 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U142 SOURCE ./resnet_util2.h:71 VARIABLE mul_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_330_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U143 SOURCE ./resnet_util2.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U143 SOURCE ./resnet_util2.h:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_365_p2 SOURCE ./resnet_util2.h:47 VARIABLE p_mid1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1_U142 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_7 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_8_fu_452_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_8 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U143 SOURCE ./resnet_util2.h:60 VARIABLE add_ln60_3 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_407_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_9_fu_468_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_9 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_412_p2 SOURCE ./resnet_util2.h:49 VARIABLE add_ln49 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_4_fu_230_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47_4 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_102_p2 SOURCE ./resnet_util2.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_112_p2 SOURCE ./resnet_util2.h:111 VARIABLE add_ln111 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_2_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_2 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U159 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_189_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_ln29_189 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_3_fu_160_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166_3 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_175_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U228 SOURCE ./resnet_util2.h:173 VARIABLE mul_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_256_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U228 SOURCE ./resnet_util2.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_280_p2 SOURCE ./resnet_util2.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_3_fu_217_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168_3 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_4_fu_126_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149_4 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_168_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_3_fu_196_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153_3 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_202_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_149_p2 SOURCE ./resnet_util2.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_5_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_5 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U238 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_6_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_6 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U238 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_3_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_273_p2 SOURCE ./resnet_util2.h:194 VARIABLE empty LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_5_fu_181_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_5 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_193_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U241 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1_U242 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_6 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1_U242 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198_3 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_291_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U241 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_13 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid190_fu_323_p2 SOURCE ./resnet_util2.h:194 VARIABLE p_mid190 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_8ns_15_4_1_U242 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_15 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_16_fu_422_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_16 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_339_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_18_fu_439_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_18 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_344_p2 SOURCE ./resnet_util2.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_3_fu_217_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194_3 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_256_184_320_128_184_320_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_574_p2 SOURCE {} VARIABLE empty_69 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_4_fu_586_p2 SOURCE ./resnet_util2.h:218 VARIABLE add_ln218_4 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_604_p2 SOURCE ./resnet_util2.h:218 VARIABLE add_ln218 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_8_1_1_U249 SOURCE ./resnet_util2.h:220 VARIABLE p_mid2135 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_680_p2 SOURCE ./resnet_util2.h:220 VARIABLE add_ln220 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1122_fu_741_p2 SOURCE ./resnet_util2.h:220 VARIABLE p_mid1122 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_781_p2 SOURCE ./resnet_util2.h:227 VARIABLE add_ln227 LOOP VITIS_LOOP_227_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_3_fu_840_p2 SOURCE ./resnet_util2.h:237 VARIABLE add_ln237_3 LOOP VITIS_LOOP_237_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_852_p2 SOURCE ./resnet_util2.h:237 VARIABLE add_ln237 LOOP VITIS_LOOP_237_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_858_p2 SOURCE ./resnet_util2.h:237 VARIABLE empty_71 LOOP VITIS_LOOP_237_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_800_p2 SOURCE ./resnet_util2.h:225 VARIABLE add_ln225 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_3_fu_805_p2 SOURCE ./resnet_util2.h:220 VARIABLE add_ln220_3 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_141_p2 SOURCE ./resnet_layer2.cpp:79 VARIABLE add_ln79_1 LOOP VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_153_p2 SOURCE ./resnet_layer2.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_16_4_1_U264 SOURCE ./resnet_layer2.cpp:85 VARIABLE mul_ln85 LOOP VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_236_p2 SOURCE ./resnet_layer2.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_16_4_1_U264 SOURCE ./resnet_layer2.cpp:85 VARIABLE add_ln85 LOOP VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_305_p2 SOURCE ./resnet_layer2.cpp:85 VARIABLE add_ln85_1 LOOP VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_2_fu_318_p2 SOURCE ./resnet_layer2.cpp:85 VARIABLE add_ln85_2 LOOP VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_267_p2 SOURCE ./resnet_layer2.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_177_p2 SOURCE ./resnet_layer2.cpp:81 VARIABLE add_ln81_1 LOOP VITIS_LOOP_79_7_VITIS_LOOP_81_8_VITIS_LOOP_83_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_360_p2 SOURCE ./resnet_util2.h:47 VARIABLE tmp LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_3_fu_234_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_3 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_246_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U268 SOURCE ./resnet_util2.h:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_9s_16_4_1_U269 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_4 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_9s_16_4_1_U269 SOURCE ./resnet_util2.h:71 VARIABLE mul_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_325_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U270 SOURCE ./resnet_util2.h:54 VARIABLE add_ln54 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U270 SOURCE ./resnet_util2.h:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_413_p2 SOURCE ./resnet_util2.h:47 VARIABLE tmp_mid1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2_fu_430_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47_2 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_9s_16_4_1_U269 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_4 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U270 SOURCE ./resnet_util2.h:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_496_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_3_fu_504_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_3 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_514_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_2 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_538_p2 SOURCE ./resnet_util2.h:49 VARIABLE add_ln49 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_3_fu_266_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47_3 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_2_fu_166_p2 SOURCE ./resnet_util2.h:125 VARIABLE add_ln125_2 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_178_p2 SOURCE ./resnet_util2.h:125 VARIABLE add_ln125 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln131_fu_362_p2 SOURCE ./resnet_util2.h:131 VARIABLE sub_ln131 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_3_fu_240_p2 SOURCE ./resnet_util2.h:125 VARIABLE add_ln125_3 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln131_1_fu_268_p2 SOURCE ./resnet_util2.h:131 VARIABLE sub_ln131_1 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_295_p2 SOURCE ./resnet_util2.h:127 VARIABLE add_ln127 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_375_p2 SOURCE ./resnet_util2.h:131 VARIABLE add_ln131 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_1_fu_326_p2 SOURCE ./resnet_util2.h:131 VARIABLE add_ln131_1 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_332_p2 SOURCE ./resnet_util2.h:129 VARIABLE add_ln129 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_2_fu_198_p2 SOURCE ./resnet_util2.h:127 VARIABLE add_ln127_2 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_239_p2 SOURCE ./resnet_conv_3x3.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_267_p2 SOURCE ./resnet_conv_3x3.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U288 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE mul_ln35 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_1_fu_302_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE sub_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_328_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_fu_346_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE sub_ln31 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_390_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_2_fu_412_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE sub_ln35_2 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U289 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U289 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE mul_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U289 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35_2 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_451_p2 SOURCE ./resnet_conv_3x3.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_456_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_2_fu_160_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166_2 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_175_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U302 SOURCE ./resnet_util2.h:173 VARIABLE mul_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_256_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U302 SOURCE ./resnet_util2.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_280_p2 SOURCE ./resnet_util2.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_2_fu_217_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168_2 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_3_fu_126_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149_3 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_168_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_2_fu_196_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153_2 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_202_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_149_p2 SOURCE ./resnet_util2.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_3_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U312 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_4_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U312 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_2_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_329_p2 SOURCE ./resnet_util2.h:194 VARIABLE empty LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_3_fu_195_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_3 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_207_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U315 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U316 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_4 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U316 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198_2 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_290_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_5ns_13_4_1_U315 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_7 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1193_fu_371_p2 SOURCE ./resnet_util2.h:194 VARIABLE p_mid1193 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U316 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_9 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_10_fu_428_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_10 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_1_fu_445_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_1 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_454_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_12_fu_463_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_12 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_396_p2 SOURCE ./resnet_util2.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_2_fu_231_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194_2 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_128_184_320_128_92_160_2_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_2_fu_498_p2 SOURCE ./resnet_util2.h:278 VARIABLE add_ln278_2 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_516_p2 SOURCE ./resnet_util2.h:278 VARIABLE add_ln278 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_7ns_9_1_1_U325 SOURCE ./resnet_util2.h:280 VARIABLE p_mid2236 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_6ns_7_1_1_U326 SOURCE ./resnet_util2.h:280 VARIABLE p_mid2238 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_643_p2 SOURCE ./resnet_util2.h:280 VARIABLE add_ln280 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_784_p2 SOURCE ./resnet_util2.h:287 VARIABLE add_ln287 LOOP VITIS_LOOP_287_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_2_fu_843_p2 SOURCE ./resnet_util2.h:297 VARIABLE add_ln297_2 LOOP VITIS_LOOP_297_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_855_p2 SOURCE ./resnet_util2.h:297 VARIABLE add_ln297 LOOP VITIS_LOOP_297_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_861_p2 SOURCE ./resnet_util2.h:297 VARIABLE empty_56 LOOP VITIS_LOOP_297_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_7_fu_880_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_7 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_1041_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_8_fu_886_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_8 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_9_fu_892_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_9 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_10_fu_898_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_10 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_11_fu_1000_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_11 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_12_fu_946_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_12 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_1079_p2 SOURCE ./resnet_conv_3x3.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_5_fu_1021_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_1095_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE empty_57 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_5_1_U324 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE mul_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_1110_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_6_fu_976_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_6 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_7_fu_982_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_7 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_8_fu_1027_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_8 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_803_p2 SOURCE ./resnet_util2.h:285 VARIABLE add_ln285 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_2_fu_808_p2 SOURCE ./resnet_util2.h:280 VARIABLE add_ln280_2 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 23 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_141_p2 SOURCE ./resnet_layer2.cpp:102 VARIABLE add_ln102_1 LOOP VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_153_p2 SOURCE ./resnet_layer2.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U341 SOURCE ./resnet_layer2.cpp:108 VARIABLE mul_ln108 LOOP VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_236_p2 SOURCE ./resnet_layer2.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U341 SOURCE ./resnet_layer2.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_1_fu_294_p2 SOURCE ./resnet_layer2.cpp:108 VARIABLE add_ln108_1 LOOP VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_2_fu_307_p2 SOURCE ./resnet_layer2.cpp:108 VARIABLE add_ln108_2 LOOP VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_313_p2 SOURCE ./resnet_layer2.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_1_fu_177_p2 SOURCE ./resnet_layer2.cpp:104 VARIABLE add_ln104_1 LOOP VITIS_LOOP_102_10_VITIS_LOOP_104_11_VITIS_LOOP_106_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_282_p2 SOURCE ./resnet_util2.h:47 VARIABLE empty LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_2_fu_214_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_2 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_226_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U345 SOURCE ./resnet_util2.h:60 VARIABLE mul_ln60 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U346 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U346 SOURCE ./resnet_util2.h:71 VARIABLE mul_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_346_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U347 SOURCE ./resnet_util2.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U347 SOURCE ./resnet_util2.h:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_381_p2 SOURCE ./resnet_util2.h:47 VARIABLE p_mid1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U346 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_2_fu_468_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_2 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U347 SOURCE ./resnet_util2.h:60 VARIABLE add_ln60_2 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_423_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_3_fu_484_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_3 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_428_p2 SOURCE ./resnet_util2.h:49 VARIABLE add_ln49 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_1_fu_246_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_109_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_102_p2 SOURCE ./resnet_util2.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_108_p2 SOURCE ./resnet_util2.h:111 VARIABLE add_ln111 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_1 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U364 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_63_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_ln29_63 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_1 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_3 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_5 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_7 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_9 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_10 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_12 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_14 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_18 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_20 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_24 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_26 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_28 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_30 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_31 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_32 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_32 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_33 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_34 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_34 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_35 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_36 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_36 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_37 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_38 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_38 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_39 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_40 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_40 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_41 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_42 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_42 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_43 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_44 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_44 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_45 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_46 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_46 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_47 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_48 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_48 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_49 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_50 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_50 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_51 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_52 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_52 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_53 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_54 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_54 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_55 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_56 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_56 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_57 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_58 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_58 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_59 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_60 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_60 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_61 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U363 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i1_62 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U361 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i3_62 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_1_fu_160_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166_1 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_175_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U433 SOURCE ./resnet_util2.h:173 VARIABLE mul_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_256_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U433 SOURCE ./resnet_util2.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_280_p2 SOURCE ./resnet_util2.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_1_fu_217_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168_1 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_2_fu_126_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149_2 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_168_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1_fu_196_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153_1 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_205_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_149_p2 SOURCE ./resnet_util2.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_2_fu_178_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_190_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U442 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_1_fu_391_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_271_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U442 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_343_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_224_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_1 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_89_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_294_p2 SOURCE ./resnet_util2.h:89 VARIABLE empty LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_2_fu_201_p2 SOURCE ./resnet_util2.h:87 VARIABLE add_ln87_2 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_216_p2 SOURCE ./resnet_util2.h:87 VARIABLE add_ln87 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U446 SOURCE ./resnet_util2.h:93 VARIABLE mul_ln93 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U445 SOURCE ./resnet_util2.h:87 VARIABLE add_ln87_1 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U445 SOURCE ./resnet_util2.h:93 VARIABLE mul_ln93_1 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_315_p2 SOURCE ./resnet_util2.h:89 VARIABLE add_ln89 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U446 SOURCE ./resnet_util2.h:93 VARIABLE add_ln93_1 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid190_fu_343_p2 SOURCE ./resnet_util2.h:89 VARIABLE p_mid190 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U445 SOURCE ./resnet_util2.h:93 VARIABLE add_ln93_3 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_4_fu_408_p2 SOURCE ./resnet_util2.h:93 VARIABLE add_ln93_4 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_359_p2 SOURCE ./resnet_util2.h:93 VARIABLE add_ln93 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_6_fu_421_p2 SOURCE ./resnet_util2.h:93 VARIABLE add_ln93_6 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_364_p2 SOURCE ./resnet_util2.h:91 VARIABLE add_ln91 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_258_p2 SOURCE ./resnet_util2.h:89 VARIABLE add_ln89_1 LOOP VITIS_LOOP_87_1_VITIS_LOOP_89_2_VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_39_2_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_167_p2 SOURCE ./resnet_batchnorm.cpp:37 VARIABLE add_ln37_1 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_182_p2 SOURCE ./resnet_batchnorm.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U455 SOURCE ./resnet_batchnorm.cpp:43 VARIABLE mul_ln43 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_263_p2 SOURCE ./resnet_batchnorm.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U455 SOURCE ./resnet_batchnorm.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_287_p2 SOURCE ./resnet_batchnorm.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_224_p2 SOURCE ./resnet_batchnorm.cpp:39 VARIABLE add_ln39_1 LOOP VITIS_LOOP_37_1_VITIS_LOOP_39_2_VITIS_LOOP_41_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_296_p2 SOURCE ./resnet_util2.h:194 VARIABLE empty LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_2_fu_201_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_2 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_213_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U458 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U459 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_1 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U459 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198_1 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_314_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U458 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_1 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1142_fu_346_p2 SOURCE ./resnet_util2.h:194 VARIABLE p_mid1142 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U459 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_3 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_4_fu_445_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_4 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_362_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_6_fu_462_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_6 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_367_p2 SOURCE ./resnet_util2.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_1_fu_237_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194_1 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv3_bn3_add_relu_128_92_160_512_92_160_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_1_fu_631_p2 SOURCE ./resnet_util2.h:338 VARIABLE add_ln338_1 LOOP VITIS_LOOP_338_1_VITIS_LOOP_340_2_VITIS_LOOP_345_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_fu_640_p2 SOURCE ./resnet_util2.h:338 VARIABLE add_ln338 LOOP VITIS_LOOP_338_1_VITIS_LOOP_340_2_VITIS_LOOP_345_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_754_p2 SOURCE ./resnet_util2.h:340 VARIABLE add_ln340 LOOP VITIS_LOOP_338_1_VITIS_LOOP_340_2_VITIS_LOOP_345_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln347_fu_836_p2 SOURCE ./resnet_util2.h:347 VARIABLE add_ln347 LOOP VITIS_LOOP_347_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_1_fu_895_p2 SOURCE ./resnet_util2.h:355 VARIABLE add_ln355_1 LOOP VITIS_LOOP_355_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_fu_907_p2 SOURCE ./resnet_util2.h:355 VARIABLE add_ln355 LOOP VITIS_LOOP_355_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_917_p2 SOURCE ./resnet_conv_1x1.cpp:7 VARIABLE empty_47 LOOP VITIS_LOOP_355_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_855_p2 SOURCE ./resnet_util2.h:345 VARIABLE add_ln345 LOOP VITIS_LOOP_338_1_VITIS_LOOP_340_2_VITIS_LOOP_345_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_1_fu_860_p2 SOURCE ./resnet_util2.h:340 VARIABLE add_ln340_1 LOOP VITIS_LOOP_338_1_VITIS_LOOP_340_2_VITIS_LOOP_345_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ds_fm_buf_1_U SOURCE {} VARIABLE ds_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 19 BRAM 256 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_161_p2 SOURCE ./resnet_layer2.cpp:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_173_p2 SOURCE ./resnet_layer2.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U479 SOURCE ./resnet_layer2.cpp:132 VARIABLE mul_ln132 LOOP VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_256_p2 SOURCE ./resnet_layer2.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U479 SOURCE ./resnet_layer2.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_287_p2 SOURCE ./resnet_layer2.cpp:129 VARIABLE add_ln129 LOOP VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_197_p2 SOURCE ./resnet_layer2.cpp:127 VARIABLE add_ln127_1 LOOP VITIS_LOOP_125_13_VITIS_LOOP_127_14_VITIS_LOOP_129_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_288_p2 SOURCE ./resnet_util2.h:47 VARIABLE empty LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_8_fu_216_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_8 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_228_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U483 SOURCE ./resnet_util2.h:60 VARIABLE mul_ln60 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U484 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_7 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U484 SOURCE ./resnet_util2.h:71 VARIABLE mul_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_352_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U485 SOURCE ./resnet_util2.h:60 VARIABLE add_ln60 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U485 SOURCE ./resnet_util2.h:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_387_p2 SOURCE ./resnet_util2.h:47 VARIABLE p_mid1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_9ns_8ns_7ns_17_4_1_U484 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_10 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_11_fu_474_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_11 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U485 SOURCE ./resnet_util2.h:60 VARIABLE add_ln60_3 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_429_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_12_fu_490_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_12 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_434_p2 SOURCE ./resnet_util2.h:49 VARIABLE add_ln49 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_6_fu_252_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47_6 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_109_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_102_p2 SOURCE ./resnet_util2.h:109 VARIABLE add_ln109 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_112_p2 SOURCE ./resnet_util2.h:111 VARIABLE add_ln111 LOOP VITIS_LOOP_109_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_19_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_3_fu_1384_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_3 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_2_fu_1396_p2 SOURCE ./resnet_conv_1x1.cpp:16 VARIABLE add_ln16_2 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_7ns_12_1_1_U502 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_ln29 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_1434_p2 SOURCE ./resnet_conv_1x1.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_189_fu_1465_p2 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_ln29_189 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_1 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_3 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_5 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_7 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_9 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_10 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_12 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_14 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_16 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_18 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_20 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_22 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_24 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_26 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_28 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_30 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_31 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_32 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_32 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_33 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_34 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_34 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_35 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_36 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_36 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_37 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_38 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_38 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_39 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_40 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_40 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_41 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_42 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_42 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_43 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_44 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_44 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_45 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_46 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_46 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_47 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_48 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_48 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_49 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_50 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_50 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_51 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_52 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_52 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_53 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_54 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_54 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_55 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_56 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_56 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_57 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_58 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_58 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_59 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_60 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_60 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_61 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U501 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE mul_i4_62 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U499 SOURCE ./resnet_conv_1x1.cpp:29 VARIABLE add_i7_62 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_2566_p2 SOURCE ./resnet_conv_1x1.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_16_1_VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 5 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOO {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_4_fu_160_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166_4 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_175_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U571 SOURCE ./resnet_util2.h:173 VARIABLE mul_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_256_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U571 SOURCE ./resnet_util2.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_280_p2 SOURCE ./resnet_util2.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_4_fu_217_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168_4 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_5_fu_126_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149_5 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_168_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_4_fu_196_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153_4 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_202_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_149_p2 SOURCE ./resnet_util2.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_8_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_8 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U581 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_7_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_7 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U581 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_4_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOO {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_291_p2 SOURCE ./resnet_util2.h:194 VARIABLE empty LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_8_fu_199_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_8 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_211_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U584 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U585 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_7 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U585 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198_4 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_309_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U584 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_19 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid190_fu_341_p2 SOURCE ./resnet_util2.h:194 VARIABLE p_mid190 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U585 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_21 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_22_fu_440_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_22 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_357_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_24_fu_457_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_24 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_362_p2 SOURCE ./resnet_util2.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_4_fu_235_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194_4 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv1_bn1_512_92_160_128_92_160_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_2_fu_611_p2 SOURCE ./resnet_util2.h:218 VARIABLE add_ln218_2 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_620_p2 SOURCE ./resnet_util2.h:218 VARIABLE add_ln218 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_734_p2 SOURCE ./resnet_util2.h:220 VARIABLE add_ln220 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_816_p2 SOURCE ./resnet_util2.h:227 VARIABLE add_ln227 LOOP VITIS_LOOP_227_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_1_fu_875_p2 SOURCE ./resnet_util2.h:237 VARIABLE add_ln237_1 LOOP VITIS_LOOP_237_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_887_p2 SOURCE ./resnet_util2.h:237 VARIABLE add_ln237 LOOP VITIS_LOOP_237_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_893_p2 SOURCE ./resnet_util2.h:237 VARIABLE empty_62 LOOP VITIS_LOOP_237_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_835_p2 SOURCE ./resnet_util2.h:225 VARIABLE add_ln225 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_1_fu_840_p2 SOURCE ./resnet_util2.h:220 VARIABLE add_ln220_1 LOOP VITIS_LOOP_218_1_VITIS_LOOP_220_2_VITIS_LOOP_225_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_141_p2 SOURCE ./resnet_layer2.cpp:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_153_p2 SOURCE ./resnet_layer2.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U603 SOURCE ./resnet_layer2.cpp:155 VARIABLE mul_ln155 LOOP VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_236_p2 SOURCE ./resnet_layer2.cpp:151 VARIABLE add_ln151 LOOP VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U603 SOURCE ./resnet_layer2.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_294_p2 SOURCE ./resnet_layer2.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_2_fu_307_p2 SOURCE ./resnet_layer2.cpp:155 VARIABLE add_ln155_2 LOOP VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_313_p2 SOURCE ./resnet_layer2.cpp:153 VARIABLE add_ln153 LOOP VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_1_fu_177_p2 SOURCE ./resnet_layer2.cpp:151 VARIABLE add_ln151_1 LOOP VITIS_LOOP_149_16_VITIS_LOOP_151_17_VITIS_LOOP_153_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_344_p2 SOURCE ./resnet_util2.h:47 VARIABLE tmp LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_4_fu_218_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_4 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_230_p2 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U606 SOURCE ./resnet_util2.h:54 VARIABLE mul_ln54 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_8s_16_4_1_U607 SOURCE ./resnet_util2.h:45 VARIABLE add_ln45_3 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_8s_16_4_1_U607 SOURCE ./resnet_util2.h:71 VARIABLE mul_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_309_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U608 SOURCE ./resnet_util2.h:54 VARIABLE add_ln54 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U608 SOURCE ./resnet_util2.h:47 VARIABLE mul_ln47 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_mid1_fu_397_p2 SOURCE ./resnet_util2.h:47 VARIABLE tmp_mid1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_2_fu_414_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47_2 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_8s_16_4_1_U607 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_4 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_6ns_6ns_6ns_18_4_1_U608 SOURCE ./resnet_util2.h:54 VARIABLE add_ln54_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_480_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_545_p2 SOURCE ./resnet_util2.h:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_504_p2 SOURCE ./resnet_util2.h:49 VARIABLE add_ln49 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_3_fu_250_p2 SOURCE ./resnet_util2.h:47 VARIABLE add_ln47_3 LOOP VITIS_LOOP_45_1_VITIS_LOOP_47_2_VITIS_LOOP_49_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_3_fu_166_p2 SOURCE ./resnet_util2.h:125 VARIABLE add_ln125_3 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_178_p2 SOURCE ./resnet_util2.h:125 VARIABLE add_ln125 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln131_fu_362_p2 SOURCE ./resnet_util2.h:131 VARIABLE sub_ln131 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_2_fu_240_p2 SOURCE ./resnet_util2.h:125 VARIABLE add_ln125_2 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln131_1_fu_268_p2 SOURCE ./resnet_util2.h:131 VARIABLE sub_ln131_1 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_295_p2 SOURCE ./resnet_util2.h:127 VARIABLE add_ln127 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_375_p2 SOURCE ./resnet_util2.h:131 VARIABLE add_ln131 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_1_fu_326_p2 SOURCE ./resnet_util2.h:131 VARIABLE add_ln131_1 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_332_p2 SOURCE ./resnet_util2.h:129 VARIABLE add_ln129 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_2_fu_198_p2 SOURCE ./resnet_util2.h:127 VARIABLE add_ln127_2 LOOP VITIS_LOOP_125_1_VITIS_LOOP_127_2_VITIS_LOOP_129_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_239_p2 SOURCE ./resnet_conv_3x3.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_267_p2 SOURCE ./resnet_conv_3x3.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_7ns_13_1_1_U625 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE mul_ln35 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_1_fu_302_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE sub_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_328_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln31_fu_346_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE sub_ln31 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_390_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_2_fu_412_p2 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE sub_ln35_2 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U626 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U626 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE mul_ln35_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_13ns_18ns_6ns_18ns_18_4_1_U626 SOURCE ./resnet_conv_3x3.cpp:35 VARIABLE add_ln35_2 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_451_p2 SOURCE ./resnet_conv_3x3.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_456_p2 SOURCE ./resnet_conv_3x3.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_28_3_VITIS_LOOP_31_4_VITIS_LOOP_33_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_2_fu_160_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166_2 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_175_p2 SOURCE ./resnet_util2.h:166 VARIABLE add_ln166 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U638 SOURCE ./resnet_util2.h:173 VARIABLE mul_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_256_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U638 SOURCE ./resnet_util2.h:173 VARIABLE add_ln173 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_280_p2 SOURCE ./resnet_util2.h:170 VARIABLE add_ln170 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_2_fu_217_p2 SOURCE ./resnet_util2.h:168 VARIABLE add_ln168_2 LOOP VITIS_LOOP_166_1_VITIS_LOOP_168_2_VITIS_LOOP_170_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_149_1_VITIS_LOOP_151_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_3_fu_126_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149_3 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_168_p2 SOURCE ./resnet_util2.h:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_2_fu_196_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153_2 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_202_p2 SOURCE ./resnet_util2.h:153 VARIABLE add_ln153 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_149_p2 SOURCE ./resnet_util2.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_149_1_VITIS_LOOP_151_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_4_fu_195_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_4 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_207_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U648 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE mul_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_3_fu_408_p2 SOURCE ./resnet_batchnorm.cpp:12 VARIABLE add_ln12_3 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_288_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U648 SOURCE ./resnet_batchnorm.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_360_p2 SOURCE ./resnet_batchnorm.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_2_fu_241_p2 SOURCE ./resnet_batchnorm.cpp:14 VARIABLE add_ln14_2 LOOP VITIS_LOOP_12_1_VITIS_LOOP_14_2_VITIS_LOOP_16_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_Pipeline_VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_291_p2 SOURCE ./resnet_util2.h:194 VARIABLE empty LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_4_fu_199_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_4 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_211_p2 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U651 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U652 SOURCE ./resnet_util2.h:192 VARIABLE add_ln192_3 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U652 SOURCE ./resnet_util2.h:198 VARIABLE mul_ln198_2 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_309_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_6ns_6ns_13_4_1_U651 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_7 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1190_fu_341_p2 SOURCE ./resnet_util2.h:194 VARIABLE p_mid1190 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_7ns_7ns_8ns_7ns_15_4_1_U652 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_9 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_10_fu_440_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_10 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_fu_357_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln198_12_fu_457_p2 SOURCE ./resnet_util2.h:198 VARIABLE add_ln198_12 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_362_p2 SOURCE ./resnet_util2.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_2_fu_235_p2 SOURCE ./resnet_util2.h:194 VARIABLE add_ln194_2 LOOP VITIS_LOOP_192_1_VITIS_LOOP_194_2_VITIS_LOOP_196_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} resnet_bottleneck_conv2_bn2_relu_128_92_160_128_92_160_1_0_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_1_fu_459_p2 SOURCE ./resnet_util2.h:278 VARIABLE add_ln278_1 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_471_p2 SOURCE ./resnet_util2.h:278 VARIABLE add_ln278 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U660 SOURCE ./resnet_util2.h:187 VARIABLE mul_ln187 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_585_p2 SOURCE ./resnet_util2.h:280 VARIABLE add_ln280 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_681_p2 SOURCE ./resnet_util2.h:287 VARIABLE add_ln287 LOOP VITIS_LOOP_287_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_740_p2 SOURCE ./resnet_util2.h:297 VARIABLE add_ln297_1 LOOP VITIS_LOOP_297_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_752_p2 SOURCE ./resnet_util2.h:297 VARIABLE add_ln297 LOOP VITIS_LOOP_297_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U662 SOURCE ./resnet_util2.h:297 VARIABLE empty_51 LOOP VITIS_LOOP_297_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_777_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_885_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_783_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_3_fu_789_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_4_fu_795_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_5_fu_910_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_5 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_6_fu_843_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE add_ln17_6 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_967_p2 SOURCE ./resnet_conv_3x3.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_1_fu_938_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_1 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_1008_p2 SOURCE ./resnet_conv_3x3.cpp:17 VARIABLE empty_52 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_5_1_U659 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE mul_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_944_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_2_fu_873_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_2 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_3_fu_879_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_3 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_4_fu_950_p2 SOURCE ./resnet_conv_3x3.cpp:20 VARIABLE add_ln20_4 LOOP VITIS_LOOP_17_1_VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_700_p2 SOURCE ./resnet_util2.h:285 VARIABLE add_ln285 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_1_fu_705_p2 SOURCE ./resnet_util2.h:280 VARIABLE add_ln280_1 LOOP VITIS_LOOP_278_1_VITIS_LOOP_280_2_VITIS_LOOP_285_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_1_fu_141_p2 SOURCE ./resnet_layer2.cpp:171 VARIABLE add_ln171_1 LOOP VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln171_fu_153_p2 SOURCE ./resnet_layer2.cpp:171 VARIABLE add_ln171 LOOP VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U673 SOURCE ./resnet_layer2.cpp:177 VARIABLE mul_ln177 LOOP VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_236_p2 SOURCE ./resnet_layer2.cpp:173 VARIABLE add_ln173 LOOP VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U673 SOURCE ./resnet_layer2.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_1_fu_294_p2 SOURCE ./resnet_layer2.cpp:177 VARIABLE add_ln177_1 LOOP VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_2_fu_307_p2 SOURCE ./resnet_layer2.cpp:177 VARIABLE add_ln177_2 LOOP VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln175_fu_313_p2 SOURCE ./resnet_layer2.cpp:175 VARIABLE add_ln175 LOOP VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_177_p2 SOURCE ./resnet_layer2.cpp:173 VARIABLE add_ln173_1 LOOP VITIS_LOOP_171_19_VITIS_LOOP_173_20_VITIS_LOOP_175_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_161_p2 SOURCE ./resnet_layer2.cpp:193 VARIABLE add_ln193_1 LOOP VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_173_p2 SOURCE ./resnet_layer2.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U676 SOURCE ./resnet_layer2.cpp:200 VARIABLE mul_ln200 LOOP VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_256_p2 SOURCE ./resnet_layer2.cpp:195 VARIABLE add_ln195 LOOP VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U676 SOURCE ./resnet_layer2.cpp:200 VARIABLE add_ln200 LOOP VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_287_p2 SOURCE ./resnet_layer2.cpp:197 VARIABLE add_ln197 LOOP VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_1_fu_197_p2 SOURCE ./resnet_layer2.cpp:195 VARIABLE add_ln195_1 LOOP VITIS_LOOP_193_22_VITIS_LOOP_195_23_VITIS_LOOP_197_24 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_1_fu_141_p2 SOURCE ./resnet_layer2.cpp:216 VARIABLE add_ln216_1 LOOP VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_153_p2 SOURCE ./resnet_layer2.cpp:216 VARIABLE add_ln216 LOOP VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U680 SOURCE ./resnet_layer2.cpp:222 VARIABLE mul_ln222 LOOP VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_236_p2 SOURCE ./resnet_layer2.cpp:218 VARIABLE add_ln218 LOOP VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U680 SOURCE ./resnet_layer2.cpp:222 VARIABLE add_ln222 LOOP VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_1_fu_294_p2 SOURCE ./resnet_layer2.cpp:222 VARIABLE add_ln222_1 LOOP VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_2_fu_307_p2 SOURCE ./resnet_layer2.cpp:222 VARIABLE add_ln222_2 LOOP VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_313_p2 SOURCE ./resnet_layer2.cpp:220 VARIABLE add_ln220 LOOP VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_1_fu_177_p2 SOURCE ./resnet_layer2.cpp:218 VARIABLE add_ln218_1 LOOP VITIS_LOOP_216_25_VITIS_LOOP_218_26_VITIS_LOOP_220_27 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_1_fu_141_p2 SOURCE ./resnet_layer2.cpp:238 VARIABLE add_ln238_1 LOOP VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln238_fu_153_p2 SOURCE ./resnet_layer2.cpp:238 VARIABLE add_ln238 LOOP VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U683 SOURCE ./resnet_layer2.cpp:244 VARIABLE mul_ln244 LOOP VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_fu_236_p2 SOURCE ./resnet_layer2.cpp:240 VARIABLE add_ln240 LOOP VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U683 SOURCE ./resnet_layer2.cpp:244 VARIABLE add_ln244 LOOP VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_1_fu_294_p2 SOURCE ./resnet_layer2.cpp:244 VARIABLE add_ln244_1 LOOP VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_2_fu_307_p2 SOURCE ./resnet_layer2.cpp:244 VARIABLE add_ln244_2 LOOP VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_313_p2 SOURCE ./resnet_layer2.cpp:242 VARIABLE add_ln242 LOOP VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln240_1_fu_177_p2 SOURCE ./resnet_layer2.cpp:240 VARIABLE add_ln240_1 LOOP VITIS_LOOP_238_28_VITIS_LOOP_240_29_VITIS_LOOP_242_30 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_1_fu_161_p2 SOURCE ./resnet_layer2.cpp:260 VARIABLE add_ln260_1 LOOP VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_173_p2 SOURCE ./resnet_layer2.cpp:260 VARIABLE add_ln260 LOOP VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U686 SOURCE ./resnet_layer2.cpp:267 VARIABLE mul_ln267 LOOP VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_fu_256_p2 SOURCE ./resnet_layer2.cpp:262 VARIABLE add_ln262 LOOP VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U686 SOURCE ./resnet_layer2.cpp:267 VARIABLE add_ln267 LOOP VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln264_fu_287_p2 SOURCE ./resnet_layer2.cpp:264 VARIABLE add_ln264 LOOP VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_1_fu_197_p2 SOURCE ./resnet_layer2.cpp:262 VARIABLE add_ln262_1 LOOP VITIS_LOOP_260_31_VITIS_LOOP_262_32_VITIS_LOOP_264_33 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_1_fu_141_p2 SOURCE ./resnet_layer2.cpp:283 VARIABLE add_ln283_1 LOOP VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln283_fu_153_p2 SOURCE ./resnet_layer2.cpp:283 VARIABLE add_ln283 LOOP VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U690 SOURCE ./resnet_layer2.cpp:289 VARIABLE mul_ln289 LOOP VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_236_p2 SOURCE ./resnet_layer2.cpp:285 VARIABLE add_ln285 LOOP VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U690 SOURCE ./resnet_layer2.cpp:289 VARIABLE add_ln289 LOOP VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_1_fu_294_p2 SOURCE ./resnet_layer2.cpp:289 VARIABLE add_ln289_1 LOOP VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln289_2_fu_307_p2 SOURCE ./resnet_layer2.cpp:289 VARIABLE add_ln289_2 LOOP VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_313_p2 SOURCE ./resnet_layer2.cpp:287 VARIABLE add_ln287 LOOP VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_1_fu_177_p2 SOURCE ./resnet_layer2.cpp:285 VARIABLE add_ln285_1 LOOP VITIS_LOOP_283_34_VITIS_LOOP_285_35_VITIS_LOOP_287_36 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln305_1_fu_141_p2 SOURCE ./resnet_layer2.cpp:305 VARIABLE add_ln305_1 LOOP VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln305_fu_153_p2 SOURCE ./resnet_layer2.cpp:305 VARIABLE add_ln305 LOOP VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U693 SOURCE ./resnet_layer2.cpp:311 VARIABLE mul_ln311 LOOP VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_236_p2 SOURCE ./resnet_layer2.cpp:307 VARIABLE add_ln307 LOOP VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_7ns_16_4_1_U693 SOURCE ./resnet_layer2.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_1_fu_294_p2 SOURCE ./resnet_layer2.cpp:311 VARIABLE add_ln311_1 LOOP VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_2_fu_307_p2 SOURCE ./resnet_layer2.cpp:311 VARIABLE add_ln311_2 LOOP VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_313_p2 SOURCE ./resnet_layer2.cpp:309 VARIABLE add_ln309 LOOP VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_1_fu_177_p2 SOURCE ./resnet_layer2.cpp:307 VARIABLE add_ln307_1 LOOP VITIS_LOOP_305_37_VITIS_LOOP_307_38_VITIS_LOOP_309_39 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer2_Pipeline_VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_1_fu_150_p2 SOURCE ./resnet_layer2.cpp:327 VARIABLE add_ln327_1 LOOP VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_162_p2 SOURCE ./resnet_layer2.cpp:327 VARIABLE add_ln327 LOOP VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U696 SOURCE ./resnet_layer2.cpp:333 VARIABLE mul_ln333 LOOP VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_fu_245_p2 SOURCE ./resnet_layer2.cpp:329 VARIABLE add_ln329 LOOP VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_8ns_7ns_18_4_1_U696 SOURCE ./resnet_layer2.cpp:333 VARIABLE add_ln333 LOOP VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_fu_276_p2 SOURCE ./resnet_layer2.cpp:331 VARIABLE add_ln331 LOOP VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_1_fu_186_p2 SOURCE ./resnet_layer2.cpp:329 VARIABLE add_ln329_1 LOOP VITIS_LOOP_327_40_VITIS_LOOP_329_41_VITIS_LOOP_331_42 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} resnet_layer2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resnet_layer_in_fm_1_U SOURCE {} VARIABLE resnet_layer_in_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME param_buf_1_U SOURCE {} VARIABLE param_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME partial_out_fm_buf_1_U SOURCE {} VARIABLE partial_out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME resnet_layer_out_fm_1_U SOURCE {} VARIABLE resnet_layer_out_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME in_fm_buf_1_U SOURCE {} VARIABLE in_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 512 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME weight_buf_1x1_1_U SOURCE {} VARIABLE weight_buf_1x1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_fm_buf_1_U SOURCE {} VARIABLE out_fm_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 256 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ds_fm_1_U SOURCE {} VARIABLE ds_fm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 262144 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME weight_buf_3x3_1_U SOURCE {} VARIABLE weight_buf_3x3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 122 BRAM 787718 URAM 0}} resnet_top_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_309_p2 SOURCE ./resnet_top2.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_321_p2 SOURCE ./resnet_top2.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U744 SOURCE ./resnet_top2.cpp:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_404_p2 SOURCE ./resnet_top2.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_8ns_17_4_1_U744 SOURCE ./resnet_top2.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_435_p2 SOURCE ./resnet_top2.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_1_fu_345_p2 SOURCE ./resnet_top2.cpp:60 VARIABLE add_ln60_1 LOOP VITIS_LOOP_58_1_VITIS_LOOP_60_2_VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 123 BRAM 787718 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6.05 seconds. CPU system time: 0.15 seconds. Elapsed time: 6.4 seconds; current allocated memory: 2.473 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for resnet_top_2.
INFO: [VLOG 209-307] Generating Verilog RTL for resnet_top_2.
Execute       syn_report -model resnet_top_2 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.73 MHz
Command     autosyn done; 247.24 sec.
Command   csynth_design done; 298.22 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 256.11 seconds. CPU system time: 14.79 seconds. Elapsed time: 298.22 seconds; current allocated memory: 1018.391 MB.
Execute   cleanup_all 
Command   cleanup_all done; 0.34 sec.
