#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b29010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b291a0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1b0c710 .functor NOT 1, L_0x1b70270, C4<0>, C4<0>, C4<0>;
L_0x1b36f60 .functor XOR 2, L_0x1b6fd90, L_0x1b6ff50, C4<00>, C4<00>;
L_0x1b70160 .functor XOR 2, L_0x1b36f60, L_0x1b70090, C4<00>, C4<00>;
v0x1b5e200_0 .net *"_ivl_10", 1 0, L_0x1b70090;  1 drivers
v0x1b5e300_0 .net *"_ivl_12", 1 0, L_0x1b70160;  1 drivers
v0x1b5e3e0_0 .net *"_ivl_2", 1 0, L_0x1b6fcf0;  1 drivers
v0x1b5e4a0_0 .net *"_ivl_4", 1 0, L_0x1b6fd90;  1 drivers
v0x1b5e580_0 .net *"_ivl_6", 1 0, L_0x1b6ff50;  1 drivers
v0x1b5e6b0_0 .net *"_ivl_8", 1 0, L_0x1b36f60;  1 drivers
v0x1b5e790_0 .var "clk", 0 0;
v0x1b5e830_0 .net "f_dut", 0 0, v0x1b5d8a0_0;  1 drivers
v0x1b5e8d0_0 .net "f_ref", 0 0, L_0x1b6f230;  1 drivers
v0x1b5e970_0 .net "g_dut", 0 0, v0x1b5d960_0;  1 drivers
v0x1b5ea10_0 .net "g_ref", 0 0, L_0x1b29ce0;  1 drivers
v0x1b5eab0_0 .net "resetn", 0 0, v0x1b5cd00_0;  1 drivers
v0x1b5eb50_0 .var/2u "stats1", 223 0;
v0x1b5ebf0_0 .var/2u "strobe", 0 0;
v0x1b5ec90_0 .net "tb_match", 0 0, L_0x1b70270;  1 drivers
v0x1b5ed30_0 .net "tb_mismatch", 0 0, L_0x1b0c710;  1 drivers
v0x1b5edf0_0 .net "x", 0 0, v0x1b5cdd0_0;  1 drivers
v0x1b5efa0_0 .net "y", 0 0, v0x1b5ced0_0;  1 drivers
E_0x1b20ff0/0 .event negedge, v0x1b5c340_0;
E_0x1b20ff0/1 .event posedge, v0x1b5c340_0;
E_0x1b20ff0 .event/or E_0x1b20ff0/0, E_0x1b20ff0/1;
L_0x1b6fcf0 .concat [ 1 1 0 0], L_0x1b29ce0, L_0x1b6f230;
L_0x1b6fd90 .concat [ 1 1 0 0], L_0x1b29ce0, L_0x1b6f230;
L_0x1b6ff50 .concat [ 1 1 0 0], v0x1b5d960_0, v0x1b5d8a0_0;
L_0x1b70090 .concat [ 1 1 0 0], L_0x1b29ce0, L_0x1b6f230;
L_0x1b70270 .cmp/eeq 2, L_0x1b6fcf0, L_0x1b70160;
S_0x1b29330 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x1b291a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1aefa40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1aefa80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1aefac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1aefb00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1aefb40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1aefb80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1aefbc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1aefc00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1aefc40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x1b0c8f0 .functor OR 1, L_0x1b6f500, L_0x1b6f7b0, C4<0>, C4<0>;
L_0x1b29ce0 .functor OR 1, L_0x1b0c8f0, L_0x1b6fa70, C4<0>, C4<0>;
v0x1b0c780_0 .net *"_ivl_0", 31 0, L_0x1b5f0c0;  1 drivers
L_0x7f2d6b2020a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b0c960_0 .net *"_ivl_11", 27 0, L_0x7f2d6b2020a8;  1 drivers
L_0x7f2d6b2020f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1b5b720_0 .net/2u *"_ivl_12", 31 0, L_0x7f2d6b2020f0;  1 drivers
v0x1b5b810_0 .net *"_ivl_14", 0 0, L_0x1b6f500;  1 drivers
v0x1b5b8d0_0 .net *"_ivl_16", 31 0, L_0x1b6f670;  1 drivers
L_0x7f2d6b202138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b5ba00_0 .net *"_ivl_19", 27 0, L_0x7f2d6b202138;  1 drivers
L_0x7f2d6b202180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1b5bae0_0 .net/2u *"_ivl_20", 31 0, L_0x7f2d6b202180;  1 drivers
v0x1b5bbc0_0 .net *"_ivl_22", 0 0, L_0x1b6f7b0;  1 drivers
v0x1b5bc80_0 .net *"_ivl_25", 0 0, L_0x1b0c8f0;  1 drivers
v0x1b5bd40_0 .net *"_ivl_26", 31 0, L_0x1b6f9d0;  1 drivers
L_0x7f2d6b2021c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b5be20_0 .net *"_ivl_29", 27 0, L_0x7f2d6b2021c8;  1 drivers
L_0x7f2d6b202018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b5bf00_0 .net *"_ivl_3", 27 0, L_0x7f2d6b202018;  1 drivers
L_0x7f2d6b202210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1b5bfe0_0 .net/2u *"_ivl_30", 31 0, L_0x7f2d6b202210;  1 drivers
v0x1b5c0c0_0 .net *"_ivl_32", 0 0, L_0x1b6fa70;  1 drivers
L_0x7f2d6b202060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1b5c180_0 .net/2u *"_ivl_4", 31 0, L_0x7f2d6b202060;  1 drivers
v0x1b5c260_0 .net *"_ivl_8", 31 0, L_0x1b6f3c0;  1 drivers
v0x1b5c340_0 .net "clk", 0 0, v0x1b5e790_0;  1 drivers
v0x1b5c400_0 .net "f", 0 0, L_0x1b6f230;  alias, 1 drivers
v0x1b5c4c0_0 .net "g", 0 0, L_0x1b29ce0;  alias, 1 drivers
v0x1b5c580_0 .var "next", 3 0;
v0x1b5c660_0 .net "resetn", 0 0, v0x1b5cd00_0;  alias, 1 drivers
v0x1b5c720_0 .var "state", 3 0;
v0x1b5c800_0 .net "x", 0 0, v0x1b5cdd0_0;  alias, 1 drivers
v0x1b5c8c0_0 .net "y", 0 0, v0x1b5ced0_0;  alias, 1 drivers
E_0x1b21750 .event anyedge, v0x1b5c720_0, v0x1b5c800_0, v0x1b5c8c0_0;
E_0x1b049f0 .event posedge, v0x1b5c340_0;
L_0x1b5f0c0 .concat [ 4 28 0 0], v0x1b5c720_0, L_0x7f2d6b202018;
L_0x1b6f230 .cmp/eq 32, L_0x1b5f0c0, L_0x7f2d6b202060;
L_0x1b6f3c0 .concat [ 4 28 0 0], v0x1b5c720_0, L_0x7f2d6b2020a8;
L_0x1b6f500 .cmp/eq 32, L_0x1b6f3c0, L_0x7f2d6b2020f0;
L_0x1b6f670 .concat [ 4 28 0 0], v0x1b5c720_0, L_0x7f2d6b202138;
L_0x1b6f7b0 .cmp/eq 32, L_0x1b6f670, L_0x7f2d6b202180;
L_0x1b6f9d0 .concat [ 4 28 0 0], v0x1b5c720_0, L_0x7f2d6b2021c8;
L_0x1b6fa70 .cmp/eq 32, L_0x1b6f9d0, L_0x7f2d6b202210;
S_0x1b5ca40 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x1b291a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1b5cc10_0 .net "clk", 0 0, v0x1b5e790_0;  alias, 1 drivers
v0x1b5cd00_0 .var "resetn", 0 0;
v0x1b5cdd0_0 .var "x", 0 0;
v0x1b5ced0_0 .var "y", 0 0;
E_0x1b21250 .event negedge, v0x1b5c340_0;
S_0x1b5cfd0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x1b291a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1b5d1b0 .param/l "STATE_A" 1 4 10, +C4<00000000000000000000000000000000>;
P_0x1b5d1f0 .param/l "STATE_B" 1 4 10, +C4<00000000000000000000000000000001>;
P_0x1b5d230 .param/l "STATE_C" 1 4 10, +C4<00000000000000000000000000000010>;
P_0x1b5d270 .param/l "STATE_D" 1 4 10, +C4<00000000000000000000000000000011>;
P_0x1b5d2b0 .param/l "STATE_E" 1 4 10, +C4<00000000000000000000000000000100>;
v0x1b5d7b0_0 .net "clk", 0 0, v0x1b5e790_0;  alias, 1 drivers
v0x1b5d8a0_0 .var "f", 0 0;
v0x1b5d960_0 .var "g", 0 0;
v0x1b5da00_0 .var "next_state", 2 0;
v0x1b5dae0_0 .net "resetn", 0 0, v0x1b5cd00_0;  alias, 1 drivers
v0x1b5dc20_0 .var "state", 2 0;
v0x1b5dd00_0 .net "x", 0 0, v0x1b5cdd0_0;  alias, 1 drivers
v0x1b5ddf0_0 .net "y", 0 0, v0x1b5ced0_0;  alias, 1 drivers
E_0x1b5d6e0/0 .event anyedge, v0x1b5dc20_0, v0x1b5c660_0, v0x1b5c800_0, v0x1b5c8c0_0;
E_0x1b5d6e0/1 .event anyedge, v0x1b5d960_0;
E_0x1b5d6e0 .event/or E_0x1b5d6e0/0, E_0x1b5d6e0/1;
E_0x1b5d750/0 .event negedge, v0x1b5c660_0;
E_0x1b5d750/1 .event posedge, v0x1b5c340_0;
E_0x1b5d750 .event/or E_0x1b5d750/0, E_0x1b5d750/1;
S_0x1b5dfe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x1b291a0;
 .timescale -12 -12;
E_0x1b3d5c0 .event anyedge, v0x1b5ebf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b5ebf0_0;
    %nor/r;
    %assign/vec4 v0x1b5ebf0_0, 0;
    %wait E_0x1b3d5c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b5ca40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5ced0_0, 0, 1;
    %wait E_0x1b049f0;
    %wait E_0x1b049f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b5cd00_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b21250;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1b5cd00_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b5ced0_0, 0;
    %assign/vec4 v0x1b5cdd0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1b29330;
T_2 ;
    %wait E_0x1b049f0;
    %load/vec4 v0x1b5c660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1b5c720_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1b5c580_0;
    %assign/vec4 v0x1b5c720_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1b29330;
T_3 ;
Ewait_0 .event/or E_0x1b21750, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1b5c720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1b5c800_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1b5c800_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1b5c800_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1b5c8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1b5c8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1b5c580_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1b5cfd0;
T_4 ;
    %wait E_0x1b5d750;
    %load/vec4 v0x1b5dae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b5dc20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1b5da00_0;
    %assign/vec4 v0x1b5dc20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b5cfd0;
T_5 ;
    %wait E_0x1b5d6e0;
    %load/vec4 v0x1b5dc20_0;
    %store/vec4 v0x1b5da00_0, 0, 3;
    %load/vec4 v0x1b5dc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5d960_0, 0, 1;
    %load/vec4 v0x1b5dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1b5da00_0, 0, 3;
T_5.6 ;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b5d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5d960_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b5da00_0, 0, 3;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5d8a0_0, 0, 1;
    %load/vec4 v0x1b5dd00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1b5da00_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b5da00_0, 0, 3;
T_5.9 ;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5d8a0_0, 0, 1;
    %load/vec4 v0x1b5dd00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1b5da00_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1b5da00_0, 0, 3;
T_5.11 ;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5d8a0_0, 0, 1;
    %load/vec4 v0x1b5dd00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1b5da00_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1b5da00_0, 0, 3;
T_5.13 ;
    %load/vec4 v0x1b5ddf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b5d960_0, 0, 1;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x1b5d960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b5d960_0, 0, 1;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5d960_0, 0, 1;
T_5.17 ;
T_5.15 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1b291a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5e790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b5ebf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b291a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b5e790_0;
    %inv;
    %store/vec4 v0x1b5e790_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b291a0;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b5cc10_0, v0x1b5ed30_0, v0x1b5e790_0, v0x1b5eab0_0, v0x1b5edf0_0, v0x1b5efa0_0, v0x1b5e8d0_0, v0x1b5e830_0, v0x1b5ea10_0, v0x1b5e970_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b291a0;
T_9 ;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b291a0;
T_10 ;
    %wait E_0x1b20ff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b5eb50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b5eb50_0, 4, 32;
    %load/vec4 v0x1b5ec90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b5eb50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b5eb50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b5eb50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b5e8d0_0;
    %load/vec4 v0x1b5e8d0_0;
    %load/vec4 v0x1b5e830_0;
    %xor;
    %load/vec4 v0x1b5e8d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b5eb50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b5eb50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b5ea10_0;
    %load/vec4 v0x1b5ea10_0;
    %load/vec4 v0x1b5e970_0;
    %xor;
    %load/vec4 v0x1b5ea10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b5eb50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b5eb50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b5eb50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/2013_q2bfsm/iter2/response3/top_module.sv";
