Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Jan 07 21:42:07 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 901 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.501        0.000                      0                 2675        0.057        0.000                      0                 2675        3.000        0.000                       0                   907  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          4.501        0.000                      0                 2675        0.190        0.000                      0                 2675        6.642        0.000                       0                   903  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        4.503        0.000                      0                 2675        0.190        0.000                      0                 2675        6.642        0.000                       0                   903  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          4.501        0.000                      0                 2675        0.057        0.000                      0                 2675  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        4.501        0.000                      0                 2675        0.057        0.000                      0                 2675  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 1.652ns (15.452%)  route 9.039ns (84.548%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.801    10.332    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.652ns (15.627%)  route 8.920ns (84.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.682    10.212    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.801    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.652ns (15.627%)  route 8.920ns (84.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.682    10.212    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 1.652ns (15.805%)  route 8.800ns (84.195%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.562    10.093    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 1.652ns (15.805%)  route 8.800ns (84.195%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.562    10.093    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.652ns (15.991%)  route 8.679ns (84.009%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.441     9.971    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.818    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.652ns (15.991%)  route 8.679ns (84.009%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.441     9.971    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 1.652ns (16.354%)  route 8.449ns (83.646%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.212     9.742    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.132    14.837    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.827    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out2/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.509ns (28.114%)  route 6.415ns (71.886%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 14.665 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X14Y88         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.393     0.034 f  xvga1/hcount_reg[5]/Q
                         net (fo=119, routed)         2.015     2.049    xvga1/hcount_reg[10]_0[5]
    SLICE_X12Y66         LUT1 (Prop_lut1_I0_O)        0.097     2.146 r  xvga1/font_addr0_carry_i_29__0/O
                         net (fo=1, routed)           0.000     2.146    xvga1/font_addr0_carry_i_29__0_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.552 r  xvga1/font_addr0_carry_i_10__0/O[2]
                         net (fo=28, routed)          1.621     4.173    kbdexport1/sel0_0[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.217     4.390 r  kbdexport1/font_addr0_carry_i_8__6/O
                         net (fo=1, routed)           0.682     5.072    kbdexport1/font_addr0_carry_i_8__6_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.097     5.169 r  kbdexport1/font_addr0_carry_i_1__1/O
                         net (fo=3, routed)           1.087     6.256    face/cd_out2/messageoutarray1_reg[35][1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.541 r  face/cd_out2/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    face/cd_out2/font_addr0_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.771 r  face/cd_out2/font_addr0_carry__0/O[1]
                         net (fo=1, routed)           0.589     7.360    face/cd_out2/font_addr0[7]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     7.987 r  face/cd_out2/f_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.987    face/cd_out2/f_i_2__1_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.144 r  face/cd_out2/f_i_1__1/O[0]
                         net (fo=1, routed)           0.421     8.565    face/cd_out2/f/addr[10]
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.185    14.665    face/cd_out2/f/clk
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.013    
                         clock uncertainty           -0.132    14.881    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.554    14.327    face/cd_out2/f/B6
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out2/f/B6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 2.382ns (26.761%)  route 6.519ns (73.239%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 14.665 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X14Y88         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.393     0.034 f  xvga1/hcount_reg[5]/Q
                         net (fo=119, routed)         2.015     2.049    xvga1/hcount_reg[10]_0[5]
    SLICE_X12Y66         LUT1 (Prop_lut1_I0_O)        0.097     2.146 r  xvga1/font_addr0_carry_i_29__0/O
                         net (fo=1, routed)           0.000     2.146    xvga1/font_addr0_carry_i_29__0_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.552 r  xvga1/font_addr0_carry_i_10__0/O[2]
                         net (fo=28, routed)          1.621     4.173    kbdexport1/sel0_0[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.217     4.390 r  kbdexport1/font_addr0_carry_i_8__6/O
                         net (fo=1, routed)           0.682     5.072    kbdexport1/font_addr0_carry_i_8__6_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.097     5.169 r  kbdexport1/font_addr0_carry_i_1__1/O
                         net (fo=3, routed)           1.087     6.256    face/cd_out2/messageoutarray1_reg[35][1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.541 r  face/cd_out2/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    face/cd_out2/font_addr0_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.771 r  face/cd_out2/font_addr0_carry__0/O[1]
                         net (fo=1, routed)           0.589     7.360    face/cd_out2/font_addr0[7]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.657     8.017 r  face/cd_out2/f_i_2__1/O[2]
                         net (fo=1, routed)           0.525     8.541    face/cd_out2/f/addr[8]
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.185    14.665    face/cd_out2/f/clk
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.013    
                         clock uncertainty           -0.132    14.881    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.562    14.319    face/cd_out2/f/B6
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  5.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X3Y67          FDRE                                         r  kbdexport1/cstring_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[28]/Q
                         net (fo=6, routed)           0.131    -0.295    kbdexport1/currentkeyboard[28]
    SLICE_X3Y69          FDRE                                         r  kbdexport1/messageoutarray3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.867    -0.806    kbdexport1/clk_out_65mhz
    SLICE_X3Y69          FDRE                                         r  kbdexport1/messageoutarray3_reg[28]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.070    -0.484    kbdexport1/messageoutarray3_reg[28]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray0_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.140%)  route 0.171ns (54.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X4Y66          FDRE                                         r  kbdexport1/cstring_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[124]/Q
                         net (fo=6, routed)           0.171    -0.254    kbdexport1/currentkeyboard[124]
    SLICE_X0Y68          FDSE                                         r  kbdexport1/messageoutarray0_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.868    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X0Y68          FDSE                                         r  kbdexport1/messageoutarray0_reg[124]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X0Y68          FDSE (Hold_fdse_C_D)         0.070    -0.460    kbdexport1/messageoutarray0_reg[124]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.384%)  route 0.149ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X8Y63          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.149    -0.280    kbdexport1/last_ascii[1]
    SLICE_X11Y64         FDRE                                         r  kbdexport1/cstring_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.841    -0.832    kbdexport1/clk_out_65mhz
    SLICE_X11Y64         FDRE                                         r  kbdexport1/cstring_reg[57]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.066    -0.491    kbdexport1/cstring_reg[57]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.262%)  route 0.133ns (41.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.604    -0.560    display/clk_out_65mhz
    SLICE_X0Y96          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  display/counter_reg[12]/Q
                         net (fo=23, routed)          0.133    -0.286    display/strobe_reg[7]_0[1]
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    display/strobe[1]_i_1_n_0
    SLICE_X1Y95          FDSE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.877    -0.796    display/clk_out_65mhz
    SLICE_X1Y95          FDSE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X1Y95          FDSE (Hold_fdse_C_D)         0.091    -0.453    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 kbdexport1/messageout_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageout_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.725%)  route 0.131ns (41.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.592    -0.572    kbdexport1/clk_out_65mhz
    SLICE_X1Y73          FDRE                                         r  kbdexport1/messageout_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  kbdexport1/messageout_index_reg[2]/Q
                         net (fo=7, routed)           0.131    -0.301    kbdexport1/messageout_index[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  kbdexport1/messageout_index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    kbdexport1/messageout_index[0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  kbdexport1/messageout_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X0Y73          FDRE                                         r  kbdexport1/messageout_index_reg[0]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091    -0.468    kbdexport1/messageout_index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.392%)  route 0.132ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X12Y63         FDRE                                         r  kbdexport1/cstring_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  kbdexport1/cstring_reg[96]/Q
                         net (fo=6, routed)           0.132    -0.297    kbdexport1/currentkeyboard[96]
    SLICE_X14Y62         FDRE                                         r  kbdexport1/messageoutarray1_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X14Y62         FDRE                                         r  kbdexport1/messageoutarray1_reg[96]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.063    -0.514    kbdexport1/messageoutarray1_reg[96]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 kbdexport1/messageoutarray3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.078%)  route 0.124ns (39.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.593    -0.571    kbdexport1/clk_out_65mhz
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  kbdexport1/messageoutarray3_reg[13]/Q
                         net (fo=2, routed)           0.124    -0.307    kbdexport1/outgoing[397]
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  kbdexport1/messageoutarray3[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    kbdexport1/messageoutarray3[13]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/C
                         clock pessimism              0.241    -0.571    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092    -0.479    kbdexport1/messageoutarray3_reg[13]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.416%)  route 0.163ns (53.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X3Y67          FDRE                                         r  kbdexport1/cstring_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[27]/Q
                         net (fo=6, routed)           0.163    -0.262    kbdexport1/currentkeyboard[27]
    SLICE_X1Y66          FDRE                                         r  kbdexport1/messageoutarray4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.870    -0.803    kbdexport1/clk_out_65mhz
    SLICE_X1Y66          FDRE                                         r  kbdexport1/messageoutarray4_reg[27]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.070    -0.481    kbdexport1/messageoutarray4_reg[27]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.640%)  route 0.149ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X4Y66          FDRE                                         r  kbdexport1/cstring_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[125]/Q
                         net (fo=6, routed)           0.149    -0.276    kbdexport1/currentkeyboard[125]
    SLICE_X5Y66          FDRE                                         r  kbdexport1/messageoutarray2_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.867    -0.806    kbdexport1/clk_out_65mhz
    SLICE_X5Y66          FDRE                                         r  kbdexport1/messageoutarray2_reg[125]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.057    -0.496    kbdexport1/messageoutarray2_reg[125]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[67]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.170%)  route 0.193ns (57.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X7Y63          FDRE                                         r  kbdexport1/cstring_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  kbdexport1/cstring_reg[67]/Q
                         net (fo=6, routed)           0.193    -0.231    kbdexport1/currentkeyboard[67]
    SLICE_X0Y64          FDSE                                         r  kbdexport1/messageoutarray2_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X0Y64          FDSE                                         r  kbdexport1/messageoutarray2_reg[67]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X0Y64          FDSE (Hold_fdse_C_D)         0.075    -0.451    kbdexport1/messageoutarray2_reg[67]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y32     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y26     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y22     face/cd_in1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y37     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y23     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y24     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y27     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 1.652ns (15.452%)  route 9.039ns (84.548%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.801    10.332    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.835    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.652ns (15.627%)  route 8.920ns (84.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.682    10.212    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.803    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.652ns (15.627%)  route 8.920ns (84.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.682    10.212    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.835    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 1.652ns (15.805%)  route 8.800ns (84.195%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.562    10.093    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.821    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 1.652ns (15.805%)  route 8.800ns (84.195%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.562    10.093    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.130    14.842    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.832    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.652ns (15.991%)  route 8.679ns (84.009%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.441     9.971    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.130    14.841    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.820    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.652ns (15.991%)  route 8.679ns (84.009%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.441     9.971    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.130    14.841    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.831    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 1.652ns (16.354%)  route 8.449ns (83.646%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.212     9.742    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.130    14.839    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out2/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.509ns (28.114%)  route 6.415ns (71.886%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 14.665 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X14Y88         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.393     0.034 f  xvga1/hcount_reg[5]/Q
                         net (fo=119, routed)         2.015     2.049    xvga1/hcount_reg[10]_0[5]
    SLICE_X12Y66         LUT1 (Prop_lut1_I0_O)        0.097     2.146 r  xvga1/font_addr0_carry_i_29__0/O
                         net (fo=1, routed)           0.000     2.146    xvga1/font_addr0_carry_i_29__0_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.552 r  xvga1/font_addr0_carry_i_10__0/O[2]
                         net (fo=28, routed)          1.621     4.173    kbdexport1/sel0_0[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.217     4.390 r  kbdexport1/font_addr0_carry_i_8__6/O
                         net (fo=1, routed)           0.682     5.072    kbdexport1/font_addr0_carry_i_8__6_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.097     5.169 r  kbdexport1/font_addr0_carry_i_1__1/O
                         net (fo=3, routed)           1.087     6.256    face/cd_out2/messageoutarray1_reg[35][1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.541 r  face/cd_out2/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    face/cd_out2/font_addr0_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.771 r  face/cd_out2/font_addr0_carry__0/O[1]
                         net (fo=1, routed)           0.589     7.360    face/cd_out2/font_addr0[7]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     7.987 r  face/cd_out2/f_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.987    face/cd_out2/f_i_2__1_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.144 r  face/cd_out2/f_i_1__1/O[0]
                         net (fo=1, routed)           0.421     8.565    face/cd_out2/f/addr[10]
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.185    14.665    face/cd_out2/f/clk
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.013    
                         clock uncertainty           -0.130    14.883    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.554    14.329    face/cd_out2/f/B6
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out2/f/B6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 2.382ns (26.761%)  route 6.519ns (73.239%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 14.665 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X14Y88         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.393     0.034 f  xvga1/hcount_reg[5]/Q
                         net (fo=119, routed)         2.015     2.049    xvga1/hcount_reg[10]_0[5]
    SLICE_X12Y66         LUT1 (Prop_lut1_I0_O)        0.097     2.146 r  xvga1/font_addr0_carry_i_29__0/O
                         net (fo=1, routed)           0.000     2.146    xvga1/font_addr0_carry_i_29__0_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.552 r  xvga1/font_addr0_carry_i_10__0/O[2]
                         net (fo=28, routed)          1.621     4.173    kbdexport1/sel0_0[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.217     4.390 r  kbdexport1/font_addr0_carry_i_8__6/O
                         net (fo=1, routed)           0.682     5.072    kbdexport1/font_addr0_carry_i_8__6_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.097     5.169 r  kbdexport1/font_addr0_carry_i_1__1/O
                         net (fo=3, routed)           1.087     6.256    face/cd_out2/messageoutarray1_reg[35][1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.541 r  face/cd_out2/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    face/cd_out2/font_addr0_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.771 r  face/cd_out2/font_addr0_carry__0/O[1]
                         net (fo=1, routed)           0.589     7.360    face/cd_out2/font_addr0[7]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.657     8.017 r  face/cd_out2/f_i_2__1/O[2]
                         net (fo=1, routed)           0.525     8.541    face/cd_out2/f/addr[8]
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.185    14.665    face/cd_out2/f/clk
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.013    
                         clock uncertainty           -0.130    14.883    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.562    14.321    face/cd_out2/f/B6
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  5.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X3Y67          FDRE                                         r  kbdexport1/cstring_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[28]/Q
                         net (fo=6, routed)           0.131    -0.295    kbdexport1/currentkeyboard[28]
    SLICE_X3Y69          FDRE                                         r  kbdexport1/messageoutarray3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.867    -0.806    kbdexport1/clk_out_65mhz
    SLICE_X3Y69          FDRE                                         r  kbdexport1/messageoutarray3_reg[28]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.070    -0.484    kbdexport1/messageoutarray3_reg[28]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray0_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.140%)  route 0.171ns (54.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X4Y66          FDRE                                         r  kbdexport1/cstring_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[124]/Q
                         net (fo=6, routed)           0.171    -0.254    kbdexport1/currentkeyboard[124]
    SLICE_X0Y68          FDSE                                         r  kbdexport1/messageoutarray0_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.868    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X0Y68          FDSE                                         r  kbdexport1/messageoutarray0_reg[124]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X0Y68          FDSE (Hold_fdse_C_D)         0.070    -0.460    kbdexport1/messageoutarray0_reg[124]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.384%)  route 0.149ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X8Y63          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.149    -0.280    kbdexport1/last_ascii[1]
    SLICE_X11Y64         FDRE                                         r  kbdexport1/cstring_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.841    -0.832    kbdexport1/clk_out_65mhz
    SLICE_X11Y64         FDRE                                         r  kbdexport1/cstring_reg[57]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.066    -0.491    kbdexport1/cstring_reg[57]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.262%)  route 0.133ns (41.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.604    -0.560    display/clk_out_65mhz
    SLICE_X0Y96          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  display/counter_reg[12]/Q
                         net (fo=23, routed)          0.133    -0.286    display/strobe_reg[7]_0[1]
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    display/strobe[1]_i_1_n_0
    SLICE_X1Y95          FDSE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.877    -0.796    display/clk_out_65mhz
    SLICE_X1Y95          FDSE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X1Y95          FDSE (Hold_fdse_C_D)         0.091    -0.453    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 kbdexport1/messageout_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageout_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.725%)  route 0.131ns (41.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.592    -0.572    kbdexport1/clk_out_65mhz
    SLICE_X1Y73          FDRE                                         r  kbdexport1/messageout_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  kbdexport1/messageout_index_reg[2]/Q
                         net (fo=7, routed)           0.131    -0.301    kbdexport1/messageout_index[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  kbdexport1/messageout_index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    kbdexport1/messageout_index[0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  kbdexport1/messageout_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X0Y73          FDRE                                         r  kbdexport1/messageout_index_reg[0]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091    -0.468    kbdexport1/messageout_index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.392%)  route 0.132ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X12Y63         FDRE                                         r  kbdexport1/cstring_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  kbdexport1/cstring_reg[96]/Q
                         net (fo=6, routed)           0.132    -0.297    kbdexport1/currentkeyboard[96]
    SLICE_X14Y62         FDRE                                         r  kbdexport1/messageoutarray1_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X14Y62         FDRE                                         r  kbdexport1/messageoutarray1_reg[96]/C
                         clock pessimism              0.254    -0.577    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.063    -0.514    kbdexport1/messageoutarray1_reg[96]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 kbdexport1/messageoutarray3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.078%)  route 0.124ns (39.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.593    -0.571    kbdexport1/clk_out_65mhz
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  kbdexport1/messageoutarray3_reg[13]/Q
                         net (fo=2, routed)           0.124    -0.307    kbdexport1/outgoing[397]
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  kbdexport1/messageoutarray3[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    kbdexport1/messageoutarray3[13]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/C
                         clock pessimism              0.241    -0.571    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092    -0.479    kbdexport1/messageoutarray3_reg[13]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.416%)  route 0.163ns (53.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X3Y67          FDRE                                         r  kbdexport1/cstring_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[27]/Q
                         net (fo=6, routed)           0.163    -0.262    kbdexport1/currentkeyboard[27]
    SLICE_X1Y66          FDRE                                         r  kbdexport1/messageoutarray4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.870    -0.803    kbdexport1/clk_out_65mhz
    SLICE_X1Y66          FDRE                                         r  kbdexport1/messageoutarray4_reg[27]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.070    -0.481    kbdexport1/messageoutarray4_reg[27]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.640%)  route 0.149ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X4Y66          FDRE                                         r  kbdexport1/cstring_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[125]/Q
                         net (fo=6, routed)           0.149    -0.276    kbdexport1/currentkeyboard[125]
    SLICE_X5Y66          FDRE                                         r  kbdexport1/messageoutarray2_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.867    -0.806    kbdexport1/clk_out_65mhz
    SLICE_X5Y66          FDRE                                         r  kbdexport1/messageoutarray2_reg[125]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.057    -0.496    kbdexport1/messageoutarray2_reg[125]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[67]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.170%)  route 0.193ns (57.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X7Y63          FDRE                                         r  kbdexport1/cstring_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  kbdexport1/cstring_reg[67]/Q
                         net (fo=6, routed)           0.193    -0.231    kbdexport1/currentkeyboard[67]
    SLICE_X0Y64          FDSE                                         r  kbdexport1/messageoutarray2_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X0Y64          FDSE                                         r  kbdexport1/messageoutarray2_reg[67]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X0Y64          FDSE (Hold_fdse_C_D)         0.075    -0.451    kbdexport1/messageoutarray2_reg[67]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y32     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y26     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y22     face/cd_in1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y30     face/cd_out4/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y37     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y23     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y24     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y27     face/cd_out1/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y29     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y28     face/cd_out5/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y59     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 1.652ns (15.452%)  route 9.039ns (84.548%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.801    10.332    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.652ns (15.627%)  route 8.920ns (84.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.682    10.212    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.801    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.652ns (15.627%)  route 8.920ns (84.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.682    10.212    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 1.652ns (15.805%)  route 8.800ns (84.195%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.562    10.093    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 1.652ns (15.805%)  route 8.800ns (84.195%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.562    10.093    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.652ns (15.991%)  route 8.679ns (84.009%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.441     9.971    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.818    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.652ns (15.991%)  route 8.679ns (84.009%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.441     9.971    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 1.652ns (16.354%)  route 8.449ns (83.646%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.212     9.742    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.132    14.837    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.827    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out2/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.509ns (28.114%)  route 6.415ns (71.886%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 14.665 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X14Y88         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.393     0.034 f  xvga1/hcount_reg[5]/Q
                         net (fo=119, routed)         2.015     2.049    xvga1/hcount_reg[10]_0[5]
    SLICE_X12Y66         LUT1 (Prop_lut1_I0_O)        0.097     2.146 r  xvga1/font_addr0_carry_i_29__0/O
                         net (fo=1, routed)           0.000     2.146    xvga1/font_addr0_carry_i_29__0_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.552 r  xvga1/font_addr0_carry_i_10__0/O[2]
                         net (fo=28, routed)          1.621     4.173    kbdexport1/sel0_0[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.217     4.390 r  kbdexport1/font_addr0_carry_i_8__6/O
                         net (fo=1, routed)           0.682     5.072    kbdexport1/font_addr0_carry_i_8__6_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.097     5.169 r  kbdexport1/font_addr0_carry_i_1__1/O
                         net (fo=3, routed)           1.087     6.256    face/cd_out2/messageoutarray1_reg[35][1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.541 r  face/cd_out2/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    face/cd_out2/font_addr0_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.771 r  face/cd_out2/font_addr0_carry__0/O[1]
                         net (fo=1, routed)           0.589     7.360    face/cd_out2/font_addr0[7]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     7.987 r  face/cd_out2/f_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.987    face/cd_out2/f_i_2__1_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.144 r  face/cd_out2/f_i_1__1/O[0]
                         net (fo=1, routed)           0.421     8.565    face/cd_out2/f/addr[10]
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.185    14.665    face/cd_out2/f/clk
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.013    
                         clock uncertainty           -0.132    14.881    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.554    14.327    face/cd_out2/f/B6
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out2/f/B6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 2.382ns (26.761%)  route 6.519ns (73.239%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 14.665 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X14Y88         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.393     0.034 f  xvga1/hcount_reg[5]/Q
                         net (fo=119, routed)         2.015     2.049    xvga1/hcount_reg[10]_0[5]
    SLICE_X12Y66         LUT1 (Prop_lut1_I0_O)        0.097     2.146 r  xvga1/font_addr0_carry_i_29__0/O
                         net (fo=1, routed)           0.000     2.146    xvga1/font_addr0_carry_i_29__0_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.552 r  xvga1/font_addr0_carry_i_10__0/O[2]
                         net (fo=28, routed)          1.621     4.173    kbdexport1/sel0_0[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.217     4.390 r  kbdexport1/font_addr0_carry_i_8__6/O
                         net (fo=1, routed)           0.682     5.072    kbdexport1/font_addr0_carry_i_8__6_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.097     5.169 r  kbdexport1/font_addr0_carry_i_1__1/O
                         net (fo=3, routed)           1.087     6.256    face/cd_out2/messageoutarray1_reg[35][1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.541 r  face/cd_out2/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    face/cd_out2/font_addr0_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.771 r  face/cd_out2/font_addr0_carry__0/O[1]
                         net (fo=1, routed)           0.589     7.360    face/cd_out2/font_addr0[7]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.657     8.017 r  face/cd_out2/f_i_2__1/O[2]
                         net (fo=1, routed)           0.525     8.541    face/cd_out2/f/addr[8]
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.185    14.665    face/cd_out2/f/clk
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.013    
                         clock uncertainty           -0.132    14.881    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.562    14.319    face/cd_out2/f/B6
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  5.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X3Y67          FDRE                                         r  kbdexport1/cstring_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[28]/Q
                         net (fo=6, routed)           0.131    -0.295    kbdexport1/currentkeyboard[28]
    SLICE_X3Y69          FDRE                                         r  kbdexport1/messageoutarray3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.867    -0.806    kbdexport1/clk_out_65mhz
    SLICE_X3Y69          FDRE                                         r  kbdexport1/messageoutarray3_reg[28]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.070    -0.352    kbdexport1/messageoutarray3_reg[28]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray0_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.140%)  route 0.171ns (54.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X4Y66          FDRE                                         r  kbdexport1/cstring_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[124]/Q
                         net (fo=6, routed)           0.171    -0.254    kbdexport1/currentkeyboard[124]
    SLICE_X0Y68          FDSE                                         r  kbdexport1/messageoutarray0_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.868    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X0Y68          FDSE                                         r  kbdexport1/messageoutarray0_reg[124]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.132    -0.398    
    SLICE_X0Y68          FDSE (Hold_fdse_C_D)         0.070    -0.328    kbdexport1/messageoutarray0_reg[124]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.384%)  route 0.149ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X8Y63          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.149    -0.280    kbdexport1/last_ascii[1]
    SLICE_X11Y64         FDRE                                         r  kbdexport1/cstring_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.841    -0.832    kbdexport1/clk_out_65mhz
    SLICE_X11Y64         FDRE                                         r  kbdexport1/cstring_reg[57]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.066    -0.359    kbdexport1/cstring_reg[57]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.262%)  route 0.133ns (41.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.604    -0.560    display/clk_out_65mhz
    SLICE_X0Y96          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  display/counter_reg[12]/Q
                         net (fo=23, routed)          0.133    -0.286    display/strobe_reg[7]_0[1]
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    display/strobe[1]_i_1_n_0
    SLICE_X1Y95          FDSE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.877    -0.796    display/clk_out_65mhz
    SLICE_X1Y95          FDSE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.132    -0.412    
    SLICE_X1Y95          FDSE (Hold_fdse_C_D)         0.091    -0.321    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 kbdexport1/messageout_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageout_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.725%)  route 0.131ns (41.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.592    -0.572    kbdexport1/clk_out_65mhz
    SLICE_X1Y73          FDRE                                         r  kbdexport1/messageout_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  kbdexport1/messageout_index_reg[2]/Q
                         net (fo=7, routed)           0.131    -0.301    kbdexport1/messageout_index[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  kbdexport1/messageout_index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    kbdexport1/messageout_index[0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  kbdexport1/messageout_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X0Y73          FDRE                                         r  kbdexport1/messageout_index_reg[0]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.132    -0.427    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091    -0.336    kbdexport1/messageout_index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.392%)  route 0.132ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X12Y63         FDRE                                         r  kbdexport1/cstring_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  kbdexport1/cstring_reg[96]/Q
                         net (fo=6, routed)           0.132    -0.297    kbdexport1/currentkeyboard[96]
    SLICE_X14Y62         FDRE                                         r  kbdexport1/messageoutarray1_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X14Y62         FDRE                                         r  kbdexport1/messageoutarray1_reg[96]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.063    -0.382    kbdexport1/messageoutarray1_reg[96]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 kbdexport1/messageoutarray3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.078%)  route 0.124ns (39.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.593    -0.571    kbdexport1/clk_out_65mhz
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  kbdexport1/messageoutarray3_reg[13]/Q
                         net (fo=2, routed)           0.124    -0.307    kbdexport1/outgoing[397]
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  kbdexport1/messageoutarray3[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    kbdexport1/messageoutarray3[13]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/C
                         clock pessimism              0.241    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092    -0.347    kbdexport1/messageoutarray3_reg[13]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.416%)  route 0.163ns (53.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X3Y67          FDRE                                         r  kbdexport1/cstring_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[27]/Q
                         net (fo=6, routed)           0.163    -0.262    kbdexport1/currentkeyboard[27]
    SLICE_X1Y66          FDRE                                         r  kbdexport1/messageoutarray4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.870    -0.803    kbdexport1/clk_out_65mhz
    SLICE_X1Y66          FDRE                                         r  kbdexport1/messageoutarray4_reg[27]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.070    -0.349    kbdexport1/messageoutarray4_reg[27]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.640%)  route 0.149ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X4Y66          FDRE                                         r  kbdexport1/cstring_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[125]/Q
                         net (fo=6, routed)           0.149    -0.276    kbdexport1/currentkeyboard[125]
    SLICE_X5Y66          FDRE                                         r  kbdexport1/messageoutarray2_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.867    -0.806    kbdexport1/clk_out_65mhz
    SLICE_X5Y66          FDRE                                         r  kbdexport1/messageoutarray2_reg[125]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.057    -0.364    kbdexport1/messageoutarray2_reg[125]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[67]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.170%)  route 0.193ns (57.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X7Y63          FDRE                                         r  kbdexport1/cstring_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  kbdexport1/cstring_reg[67]/Q
                         net (fo=6, routed)           0.193    -0.231    kbdexport1/currentkeyboard[67]
    SLICE_X0Y64          FDSE                                         r  kbdexport1/messageoutarray2_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X0Y64          FDSE                                         r  kbdexport1/messageoutarray2_reg[67]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X0Y64          FDSE (Hold_fdse_C_D)         0.075    -0.319    kbdexport1/messageoutarray2_reg[67]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 1.652ns (15.452%)  route 9.039ns (84.548%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.801    10.332    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_8/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.332    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.652ns (15.627%)  route 8.920ns (84.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.682    10.212    rgb[2]
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X89Y143        FDRE                                         r  rgb_reg[2]_lopt_replica/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X89Y143        FDRE (Setup_fdre_C_D)       -0.039    14.801    rgb_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.652ns (15.627%)  route 8.920ns (84.373%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.682    10.212    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_7/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.007    14.833    rgb_reg[2]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.726ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 1.652ns (15.805%)  route 8.800ns (84.195%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.562    10.093    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_6/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.021    14.819    rgb_reg[2]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.726    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.452ns  (logic 1.652ns (15.805%)  route 8.800ns (84.195%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 14.685 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.562    10.093    rgb[2]
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.204    14.685    clock_65mhz
    SLICE_X88Y143        FDRE                                         r  rgb_reg[2]_lopt_replica_5/C
                         clock pessimism              0.287    14.972    
                         clock uncertainty           -0.132    14.840    
    SLICE_X88Y143        FDRE (Setup_fdre_C_D)       -0.010    14.830    rgb_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.652ns (15.991%)  route 8.679ns (84.009%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.441     9.971    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_4/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.021    14.818    rgb_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.652ns (15.991%)  route 8.679ns (84.009%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.701ns = ( 14.684 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.441     9.971    rgb[2]
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.203    14.684    clock_65mhz
    SLICE_X88Y141        FDRE                                         r  rgb_reg[2]_lopt_replica_2/C
                         clock pessimism              0.287    14.971    
                         clock uncertainty           -0.132    14.839    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.010    14.829    rgb_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[2]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 1.652ns (16.354%)  route 8.449ns (83.646%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 14.682 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X8Y87          FDRE                                         r  xvga1/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.393     0.034 r  xvga1/hcount_reg[1]/Q
                         net (fo=103, routed)         1.145     1.178    xvga1/hcount_reg[10]_0[1]
    SLICE_X15Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.400     1.578 r  xvga1/font_addr0_carry_i_7__3/O[1]
                         net (fo=2, routed)           1.488     3.066    face/cd_in4/hcount_reg[0][0]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.360     3.426 r  face/cd_in4/rgb_reg[2]_i_179/O
                         net (fo=1, routed)           0.000     3.426    face/cd_in4/rgb_reg[2]_i_179_n_0
    SLICE_X62Y66         MUXF8 (Prop_muxf8_I0_O)      0.075     3.501 r  face/cd_in4/rgb_reg[2]_i_72/O
                         net (fo=1, routed)           1.767     5.268    xvga1/hcount_reg[0]_8
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.230     5.498 r  xvga1/rgb[2]_i_24/O
                         net (fo=1, routed)           0.432     5.930    xvga1/rgb[2]_i_24_n_0
    SLICE_X9Y76          LUT4 (Prop_lut4_I0_O)        0.097     6.027 r  xvga1/rgb[2]_i_6/O
                         net (fo=1, routed)           0.406     6.433    xvga1/rgb[2]_i_6_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.097     6.530 r  xvga1/rgb[2]_i_1/O
                         net (fo=9, routed)           3.212     9.742    rgb[2]
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.201    14.682    clock_65mhz
    SLICE_X88Y137        FDRE                                         r  rgb_reg[2]_lopt_replica_3/C
                         clock pessimism              0.287    14.969    
                         clock uncertainty           -0.132    14.837    
    SLICE_X88Y137        FDRE (Setup_fdre_C_D)       -0.010    14.827    rgb_reg[2]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out2/f/B6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.509ns (28.114%)  route 6.415ns (71.886%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 14.665 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X14Y88         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.393     0.034 f  xvga1/hcount_reg[5]/Q
                         net (fo=119, routed)         2.015     2.049    xvga1/hcount_reg[10]_0[5]
    SLICE_X12Y66         LUT1 (Prop_lut1_I0_O)        0.097     2.146 r  xvga1/font_addr0_carry_i_29__0/O
                         net (fo=1, routed)           0.000     2.146    xvga1/font_addr0_carry_i_29__0_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.552 r  xvga1/font_addr0_carry_i_10__0/O[2]
                         net (fo=28, routed)          1.621     4.173    kbdexport1/sel0_0[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.217     4.390 r  kbdexport1/font_addr0_carry_i_8__6/O
                         net (fo=1, routed)           0.682     5.072    kbdexport1/font_addr0_carry_i_8__6_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.097     5.169 r  kbdexport1/font_addr0_carry_i_1__1/O
                         net (fo=3, routed)           1.087     6.256    face/cd_out2/messageoutarray1_reg[35][1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.541 r  face/cd_out2/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    face/cd_out2/font_addr0_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.771 r  face/cd_out2/font_addr0_carry__0/O[1]
                         net (fo=1, routed)           0.589     7.360    face/cd_out2/font_addr0[7]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.627     7.987 r  face/cd_out2/f_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.987    face/cd_out2/f_i_2__1_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.144 r  face/cd_out2/f_i_1__1/O[0]
                         net (fo=1, routed)           0.421     8.565    face/cd_out2/f/addr[10]
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.185    14.665    face/cd_out2/f/clk
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.013    
                         clock uncertainty           -0.132    14.881    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.554    14.327    face/cd_out2/f/B6
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 xvga1/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            face/cd_out2/f/B6/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 2.382ns (26.761%)  route 6.519ns (73.239%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 14.665 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.258    -0.359    xvga1/clk_out_65mhz
    SLICE_X14Y88         FDRE                                         r  xvga1/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDRE (Prop_fdre_C_Q)         0.393     0.034 f  xvga1/hcount_reg[5]/Q
                         net (fo=119, routed)         2.015     2.049    xvga1/hcount_reg[10]_0[5]
    SLICE_X12Y66         LUT1 (Prop_lut1_I0_O)        0.097     2.146 r  xvga1/font_addr0_carry_i_29__0/O
                         net (fo=1, routed)           0.000     2.146    xvga1/font_addr0_carry_i_29__0_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     2.552 r  xvga1/font_addr0_carry_i_10__0/O[2]
                         net (fo=28, routed)          1.621     4.173    kbdexport1/sel0_0[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I4_O)        0.217     4.390 r  kbdexport1/font_addr0_carry_i_8__6/O
                         net (fo=1, routed)           0.682     5.072    kbdexport1/font_addr0_carry_i_8__6_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.097     5.169 r  kbdexport1/font_addr0_carry_i_1__1/O
                         net (fo=3, routed)           1.087     6.256    face/cd_out2/messageoutarray1_reg[35][1]
    SLICE_X11Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.541 r  face/cd_out2/font_addr0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.541    face/cd_out2/font_addr0_carry_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.771 r  face/cd_out2/font_addr0_carry__0/O[1]
                         net (fo=1, routed)           0.589     7.360    face/cd_out2/font_addr0[7]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.657     8.017 r  face/cd_out2/f_i_2__1/O[2]
                         net (fo=1, routed)           0.525     8.541    face/cd_out2/f/addr[8]
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         1.185    14.665    face/cd_out2/f/clk
    RAMB18_X0Y26         RAMB18E1                                     r  face/cd_out2/f/B6/CLKARDCLK
                         clock pessimism              0.348    15.013    
                         clock uncertainty           -0.132    14.881    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.562    14.319    face/cd_out2/f/B6
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  5.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.911%)  route 0.131ns (48.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X3Y67          FDRE                                         r  kbdexport1/cstring_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[28]/Q
                         net (fo=6, routed)           0.131    -0.295    kbdexport1/currentkeyboard[28]
    SLICE_X3Y69          FDRE                                         r  kbdexport1/messageoutarray3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.867    -0.806    kbdexport1/clk_out_65mhz
    SLICE_X3Y69          FDRE                                         r  kbdexport1/messageoutarray3_reg[28]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.132    -0.422    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.070    -0.352    kbdexport1/messageoutarray3_reg[28]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray0_reg[124]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.140%)  route 0.171ns (54.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X4Y66          FDRE                                         r  kbdexport1/cstring_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[124]/Q
                         net (fo=6, routed)           0.171    -0.254    kbdexport1/currentkeyboard[124]
    SLICE_X0Y68          FDSE                                         r  kbdexport1/messageoutarray0_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.868    -0.805    kbdexport1/clk_out_65mhz
    SLICE_X0Y68          FDSE                                         r  kbdexport1/messageoutarray0_reg[124]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.132    -0.398    
    SLICE_X0Y68          FDSE (Hold_fdse_C_D)         0.070    -0.328    kbdexport1/messageoutarray0_reg[124]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 kbdexport1/last_ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/cstring_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.384%)  route 0.149ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X8Y63          FDRE                                         r  kbdexport1/last_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  kbdexport1/last_ascii_reg[1]/Q
                         net (fo=16, routed)          0.149    -0.280    kbdexport1/last_ascii[1]
    SLICE_X11Y64         FDRE                                         r  kbdexport1/cstring_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.841    -0.832    kbdexport1/clk_out_65mhz
    SLICE_X11Y64         FDRE                                         r  kbdexport1/cstring_reg[57]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.132    -0.425    
    SLICE_X11Y64         FDRE (Hold_fdre_C_D)         0.066    -0.359    kbdexport1/cstring_reg[57]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 display/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            display/strobe_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.262%)  route 0.133ns (41.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.604    -0.560    display/clk_out_65mhz
    SLICE_X0Y96          FDRE                                         r  display/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  display/counter_reg[12]/Q
                         net (fo=23, routed)          0.133    -0.286    display/strobe_reg[7]_0[1]
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  display/strobe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    display/strobe[1]_i_1_n_0
    SLICE_X1Y95          FDSE                                         r  display/strobe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.877    -0.796    display/clk_out_65mhz
    SLICE_X1Y95          FDSE                                         r  display/strobe_reg[1]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.132    -0.412    
    SLICE_X1Y95          FDSE (Hold_fdse_C_D)         0.091    -0.321    display/strobe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 kbdexport1/messageout_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageout_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.725%)  route 0.131ns (41.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.592    -0.572    kbdexport1/clk_out_65mhz
    SLICE_X1Y73          FDRE                                         r  kbdexport1/messageout_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  kbdexport1/messageout_index_reg[2]/Q
                         net (fo=7, routed)           0.131    -0.301    kbdexport1/messageout_index[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  kbdexport1/messageout_index[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    kbdexport1/messageout_index[0]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  kbdexport1/messageout_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.862    -0.811    kbdexport1/clk_out_65mhz
    SLICE_X0Y73          FDRE                                         r  kbdexport1/messageout_index_reg[0]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.132    -0.427    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091    -0.336    kbdexport1/messageout_index_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.392%)  route 0.132ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.571    -0.593    kbdexport1/clk_out_65mhz
    SLICE_X12Y63         FDRE                                         r  kbdexport1/cstring_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  kbdexport1/cstring_reg[96]/Q
                         net (fo=6, routed)           0.132    -0.297    kbdexport1/currentkeyboard[96]
    SLICE_X14Y62         FDRE                                         r  kbdexport1/messageoutarray1_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.842    -0.831    kbdexport1/clk_out_65mhz
    SLICE_X14Y62         FDRE                                         r  kbdexport1/messageoutarray1_reg[96]/C
                         clock pessimism              0.254    -0.577    
                         clock uncertainty            0.132    -0.445    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.063    -0.382    kbdexport1/messageoutarray1_reg[96]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 kbdexport1/messageoutarray3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.078%)  route 0.124ns (39.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.593    -0.571    kbdexport1/clk_out_65mhz
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  kbdexport1/messageoutarray3_reg[13]/Q
                         net (fo=2, routed)           0.124    -0.307    kbdexport1/outgoing[397]
    SLICE_X4Y72          LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  kbdexport1/messageoutarray3[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    kbdexport1/messageoutarray3[13]_i_1_n_0
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.861    -0.812    kbdexport1/clk_out_65mhz
    SLICE_X4Y72          FDRE                                         r  kbdexport1/messageoutarray3_reg[13]/C
                         clock pessimism              0.241    -0.571    
                         clock uncertainty            0.132    -0.439    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092    -0.347    kbdexport1/messageoutarray3_reg[13]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray4_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.416%)  route 0.163ns (53.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X3Y67          FDRE                                         r  kbdexport1/cstring_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[27]/Q
                         net (fo=6, routed)           0.163    -0.262    kbdexport1/currentkeyboard[27]
    SLICE_X1Y66          FDRE                                         r  kbdexport1/messageoutarray4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.870    -0.803    kbdexport1/clk_out_65mhz
    SLICE_X1Y66          FDRE                                         r  kbdexport1/messageoutarray4_reg[27]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.070    -0.349    kbdexport1/messageoutarray4_reg[27]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.640%)  route 0.149ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.598    -0.566    kbdexport1/clk_out_65mhz
    SLICE_X4Y66          FDRE                                         r  kbdexport1/cstring_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  kbdexport1/cstring_reg[125]/Q
                         net (fo=6, routed)           0.149    -0.276    kbdexport1/currentkeyboard[125]
    SLICE_X5Y66          FDRE                                         r  kbdexport1/messageoutarray2_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.867    -0.806    kbdexport1/clk_out_65mhz
    SLICE_X5Y66          FDRE                                         r  kbdexport1/messageoutarray2_reg[125]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.057    -0.364    kbdexport1/messageoutarray2_reg[125]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[67]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.170%)  route 0.193ns (57.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.599    -0.565    kbdexport1/clk_out_65mhz
    SLICE_X7Y63          FDRE                                         r  kbdexport1/cstring_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  kbdexport1/cstring_reg[67]/Q
                         net (fo=6, routed)           0.193    -0.231    kbdexport1/currentkeyboard[67]
    SLICE_X0Y64          FDSE                                         r  kbdexport1/messageoutarray2_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=901, routed)         0.872    -0.801    kbdexport1/clk_out_65mhz
    SLICE_X0Y64          FDSE                                         r  kbdexport1/messageoutarray2_reg[67]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X0Y64          FDSE (Hold_fdse_C_D)         0.075    -0.319    kbdexport1/messageoutarray2_reg[67]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.088    





