always @(posedge clk) begin
    if (reset) begin
        out <= 32'b0;
    end else begin
        out <= out | (in & ~(in ^ {in[30:0], 1'b0}));
    end
end

endmodule