static int mc13892_powermisc_rmw(struct mc13xxx_regulator_priv *priv, u32 mask,\r\nu32 val)\r\n{\r\nstruct mc13xxx *mc13892 = priv->mc13xxx;\r\nint ret;\r\nu32 valread;\r\nBUG_ON(val & ~mask);\r\nret = mc13xxx_reg_read(mc13892, MC13892_POWERMISC, &valread);\r\nif (ret)\r\nreturn ret;\r\npriv->powermisc_pwgt_state =\r\n(priv->powermisc_pwgt_state & ~mask) | val;\r\npriv->powermisc_pwgt_state &= MC13892_POWERMISC_PWGTSPI_M;\r\nvalread = (valread & ~mask) | val;\r\nvalread = (valread & ~MC13892_POWERMISC_PWGTSPI_M) |\r\npriv->powermisc_pwgt_state;\r\nreturn mc13xxx_reg_write(mc13892, MC13892_POWERMISC, valread);\r\n}\r\nstatic int mc13892_gpo_regulator_enable(struct regulator_dev *rdev)\r\n{\r\nstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\r\nint id = rdev_get_id(rdev);\r\nint ret;\r\nu32 en_val = mc13892_regulators[id].enable_bit;\r\nu32 mask = mc13892_regulators[id].enable_bit;\r\ndev_dbg(rdev_get_dev(rdev), "%s id: %d\n", __func__, id);\r\nif (id == MC13892_PWGT1SPI || id == MC13892_PWGT2SPI)\r\nen_val = 0;\r\nif (id == MC13892_GPO4)\r\nmask |= MC13892_POWERMISC_GPO4ADINEN;\r\nmc13xxx_lock(priv->mc13xxx);\r\nret = mc13892_powermisc_rmw(priv, mask, en_val);\r\nmc13xxx_unlock(priv->mc13xxx);\r\nreturn ret;\r\n}\r\nstatic int mc13892_gpo_regulator_disable(struct regulator_dev *rdev)\r\n{\r\nstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\r\nint id = rdev_get_id(rdev);\r\nint ret;\r\nu32 dis_val = 0;\r\ndev_dbg(rdev_get_dev(rdev), "%s id: %d\n", __func__, id);\r\nif (id == MC13892_PWGT1SPI || id == MC13892_PWGT2SPI)\r\ndis_val = mc13892_regulators[id].enable_bit;\r\nmc13xxx_lock(priv->mc13xxx);\r\nret = mc13892_powermisc_rmw(priv, mc13892_regulators[id].enable_bit,\r\ndis_val);\r\nmc13xxx_unlock(priv->mc13xxx);\r\nreturn ret;\r\n}\r\nstatic int mc13892_gpo_regulator_is_enabled(struct regulator_dev *rdev)\r\n{\r\nstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\r\nint ret, id = rdev_get_id(rdev);\r\nunsigned int val;\r\nmc13xxx_lock(priv->mc13xxx);\r\nret = mc13xxx_reg_read(priv->mc13xxx, mc13892_regulators[id].reg, &val);\r\nmc13xxx_unlock(priv->mc13xxx);\r\nif (ret)\r\nreturn ret;\r\nval = (val & ~MC13892_POWERMISC_PWGTSPI_M) |\r\n(priv->powermisc_pwgt_state ^ MC13892_POWERMISC_PWGTSPI_M);\r\nreturn (val & mc13892_regulators[id].enable_bit) != 0;\r\n}\r\nstatic int mc13892_sw_regulator_get_voltage(struct regulator_dev *rdev)\r\n{\r\nstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\r\nint ret, id = rdev_get_id(rdev);\r\nunsigned int val, hi;\r\ndev_dbg(rdev_get_dev(rdev), "%s id: %d\n", __func__, id);\r\nmc13xxx_lock(priv->mc13xxx);\r\nret = mc13xxx_reg_read(priv->mc13xxx,\r\nmc13892_regulators[id].vsel_reg, &val);\r\nmc13xxx_unlock(priv->mc13xxx);\r\nif (ret)\r\nreturn ret;\r\nhi = val & MC13892_SWITCHERS0_SWxHI;\r\nval = (val & mc13892_regulators[id].vsel_mask)\r\n>> mc13892_regulators[id].vsel_shift;\r\ndev_dbg(rdev_get_dev(rdev), "%s id: %d val: %d\n", __func__, id, val);\r\nif (hi)\r\nval = (25000 * val) + 1100000;\r\nelse\r\nval = (25000 * val) + 600000;\r\nreturn val;\r\n}\r\nstatic int mc13892_sw_regulator_set_voltage(struct regulator_dev *rdev,\r\nint min_uV, int max_uV, unsigned *selector)\r\n{\r\nstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\r\nint hi, value, mask, id = rdev_get_id(rdev);\r\nu32 valread;\r\nint ret;\r\ndev_dbg(rdev_get_dev(rdev), "%s id: %d min_uV: %d max_uV: %d\n",\r\n__func__, id, min_uV, max_uV);\r\nvalue = mc13xxx_get_best_voltage_index(rdev, min_uV, max_uV);\r\ndev_dbg(rdev_get_dev(rdev), "%s best value: %d\n", __func__, value);\r\nif (value < 0)\r\nreturn value;\r\nvalue = mc13892_regulators[id].voltages[value];\r\nmc13xxx_lock(priv->mc13xxx);\r\nret = mc13xxx_reg_read(priv->mc13xxx,\r\nmc13892_regulators[id].vsel_reg, &valread);\r\nif (ret)\r\ngoto err;\r\nif (value > 1375000)\r\nhi = 1;\r\nelse if (value < 1100000)\r\nhi = 0;\r\nelse\r\nhi = valread & MC13892_SWITCHERS0_SWxHI;\r\nif (hi) {\r\nvalue = (value - 1100000) / 25000;\r\nvalue |= MC13892_SWITCHERS0_SWxHI;\r\n} else\r\nvalue = (value - 600000) / 25000;\r\nmask = mc13892_regulators[id].vsel_mask | MC13892_SWITCHERS0_SWxHI;\r\nvalread = (valread & ~mask) |\r\n(value << mc13892_regulators[id].vsel_shift);\r\nret = mc13xxx_reg_write(priv->mc13xxx, mc13892_regulators[id].vsel_reg,\r\nvalread);\r\nerr:\r\nmc13xxx_unlock(priv->mc13xxx);\r\nreturn ret;\r\n}\r\nstatic int mc13892_vcam_set_mode(struct regulator_dev *rdev, unsigned int mode)\r\n{\r\nunsigned int en_val = 0;\r\nstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\r\nint ret, id = rdev_get_id(rdev);\r\nif (mode == REGULATOR_MODE_FAST)\r\nen_val = MC13892_REGULATORMODE1_VCAMCONFIGEN;\r\nmc13xxx_lock(priv->mc13xxx);\r\nret = mc13xxx_reg_rmw(priv->mc13xxx, mc13892_regulators[id].reg,\r\nMC13892_REGULATORMODE1_VCAMCONFIGEN, en_val);\r\nmc13xxx_unlock(priv->mc13xxx);\r\nreturn ret;\r\n}\r\nstatic unsigned int mc13892_vcam_get_mode(struct regulator_dev *rdev)\r\n{\r\nstruct mc13xxx_regulator_priv *priv = rdev_get_drvdata(rdev);\r\nint ret, id = rdev_get_id(rdev);\r\nunsigned int val;\r\nmc13xxx_lock(priv->mc13xxx);\r\nret = mc13xxx_reg_read(priv->mc13xxx, mc13892_regulators[id].reg, &val);\r\nmc13xxx_unlock(priv->mc13xxx);\r\nif (ret)\r\nreturn ret;\r\nif (val & MC13892_REGULATORMODE1_VCAMCONFIGEN)\r\nreturn REGULATOR_MODE_FAST;\r\nreturn REGULATOR_MODE_NORMAL;\r\n}\r\nstatic int __devinit mc13892_regulator_probe(struct platform_device *pdev)\r\n{\r\nstruct mc13xxx_regulator_priv *priv;\r\nstruct mc13xxx *mc13892 = dev_get_drvdata(pdev->dev.parent);\r\nstruct mc13xxx_regulator_platform_data *pdata =\r\ndev_get_platdata(&pdev->dev);\r\nstruct mc13xxx_regulator_init_data *init_data;\r\nint i, ret;\r\nu32 val;\r\npriv = kzalloc(sizeof(*priv) +\r\npdata->num_regulators * sizeof(priv->regulators[0]),\r\nGFP_KERNEL);\r\nif (!priv)\r\nreturn -ENOMEM;\r\npriv->mc13xxx_regulators = mc13892_regulators;\r\npriv->mc13xxx = mc13892;\r\nmc13xxx_lock(mc13892);\r\nret = mc13xxx_reg_read(mc13892, MC13892_REVISION, &val);\r\nif (ret)\r\ngoto err_free;\r\nif ((val & 0x0000FFFF) == 0x45d0) {\r\nret = mc13xxx_reg_rmw(mc13892, MC13892_SWITCHERS4,\r\nMC13892_SWITCHERS4_SW1MODE_M |\r\nMC13892_SWITCHERS4_SW2MODE_M,\r\nMC13892_SWITCHERS4_SW1MODE_AUTO |\r\nMC13892_SWITCHERS4_SW2MODE_AUTO);\r\nif (ret)\r\ngoto err_free;\r\nret = mc13xxx_reg_rmw(mc13892, MC13892_SWITCHERS5,\r\nMC13892_SWITCHERS5_SW3MODE_M |\r\nMC13892_SWITCHERS5_SW4MODE_M,\r\nMC13892_SWITCHERS5_SW3MODE_AUTO |\r\nMC13892_SWITCHERS5_SW4MODE_AUTO);\r\nif (ret)\r\ngoto err_free;\r\n}\r\nmc13xxx_unlock(mc13892);\r\nmc13892_regulators[MC13892_VCAM].desc.ops->set_mode\r\n= mc13892_vcam_set_mode;\r\nmc13892_regulators[MC13892_VCAM].desc.ops->get_mode\r\n= mc13892_vcam_get_mode;\r\nfor (i = 0; i < pdata->num_regulators; i++) {\r\ninit_data = &pdata->regulators[i];\r\npriv->regulators[i] = regulator_register(\r\n&mc13892_regulators[init_data->id].desc,\r\n&pdev->dev, init_data->init_data, priv);\r\nif (IS_ERR(priv->regulators[i])) {\r\ndev_err(&pdev->dev, "failed to register regulator %s\n",\r\nmc13892_regulators[i].desc.name);\r\nret = PTR_ERR(priv->regulators[i]);\r\ngoto err;\r\n}\r\n}\r\nplatform_set_drvdata(pdev, priv);\r\nreturn 0;\r\nerr:\r\nwhile (--i >= 0)\r\nregulator_unregister(priv->regulators[i]);\r\nerr_free:\r\nmc13xxx_unlock(mc13892);\r\nkfree(priv);\r\nreturn ret;\r\n}\r\nstatic int __devexit mc13892_regulator_remove(struct platform_device *pdev)\r\n{\r\nstruct mc13xxx_regulator_priv *priv = platform_get_drvdata(pdev);\r\nstruct mc13xxx_regulator_platform_data *pdata =\r\ndev_get_platdata(&pdev->dev);\r\nint i;\r\nplatform_set_drvdata(pdev, NULL);\r\nfor (i = 0; i < pdata->num_regulators; i++)\r\nregulator_unregister(priv->regulators[i]);\r\nkfree(priv);\r\nreturn 0;\r\n}\r\nstatic int __init mc13892_regulator_init(void)\r\n{\r\nreturn platform_driver_register(&mc13892_regulator_driver);\r\n}\r\nstatic void __exit mc13892_regulator_exit(void)\r\n{\r\nplatform_driver_unregister(&mc13892_regulator_driver);\r\n}
