{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 20:29:11 2020 " "Info: Processing started: Fri Apr 24 20:29:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder -c adder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder -c adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Info: Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Info: Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/full_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Info: Found entity 1: adder4" {  } { { "adder4.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/adder4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "half_adder " "Info: Elaborating entity \"half_adder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "A 0 " "Warning: Ignored assignment(s) for \"A\[0\]\" because \"A\" is not a bus or array" {  } { { "half_adder.bdf" "A" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 136 120 288 152 "A" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "A 1 " "Warning: Ignored assignment(s) for \"A\[1\]\" because \"A\" is not a bus or array" {  } { { "half_adder.bdf" "A" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 136 120 288 152 "A" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "A 2 " "Warning: Ignored assignment(s) for \"A\[2\]\" because \"A\" is not a bus or array" {  } { { "half_adder.bdf" "A" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 136 120 288 152 "A" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "A 3 " "Warning: Ignored assignment(s) for \"A\[3\]\" because \"A\" is not a bus or array" {  } { { "half_adder.bdf" "A" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 136 120 288 152 "A" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "B 0 " "Warning: Ignored assignment(s) for \"B\[0\]\" because \"B\" is not a bus or array" {  } { { "half_adder.bdf" "B" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 168 120 288 184 "B" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "B 1 " "Warning: Ignored assignment(s) for \"B\[1\]\" because \"B\" is not a bus or array" {  } { { "half_adder.bdf" "B" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 168 120 288 184 "B" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "B 2 " "Warning: Ignored assignment(s) for \"B\[2\]\" because \"B\" is not a bus or array" {  } { { "half_adder.bdf" "B" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 168 120 288 184 "B" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "B 3 " "Warning: Ignored assignment(s) for \"B\[3\]\" because \"B\" is not a bus or array" {  } { { "half_adder.bdf" "B" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 168 120 288 184 "B" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "S 0 " "Warning: Ignored assignment(s) for \"S\[0\]\" because \"S\" is not a bus or array" {  } { { "half_adder.bdf" "S" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 144 480 656 160 "S" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "S 1 " "Warning: Ignored assignment(s) for \"S\[1\]\" because \"S\" is not a bus or array" {  } { { "half_adder.bdf" "S" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 144 480 656 160 "S" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "S 2 " "Warning: Ignored assignment(s) for \"S\[2\]\" because \"S\" is not a bus or array" {  } { { "half_adder.bdf" "S" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 144 480 656 160 "S" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "S 3 " "Warning: Ignored assignment(s) for \"S\[3\]\" because \"S\" is not a bus or array" {  } { { "half_adder.bdf" "S" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/4-20/half_adder.bdf" { { 144 480 656 160 "S" "" } } } }  } 0 0 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Info: Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 24 20:29:12 2020 " "Info: Processing ended: Fri Apr 24 20:29:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
