TimeQuest Timing Analyzer report for PU3
Sat Jun 10 17:06:00 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'CLK_1K'
 11. Slow Model Hold: 'CLK_1K'
 12. Slow Model Minimum Pulse Width: 'CLK_1K'
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Propagation Delay
 16. Minimum Propagation Delay
 17. Fast Model Setup Summary
 18. Fast Model Hold Summary
 19. Fast Model Recovery Summary
 20. Fast Model Removal Summary
 21. Fast Model Minimum Pulse Width Summary
 22. Fast Model Setup: 'CLK_1K'
 23. Fast Model Hold: 'CLK_1K'
 24. Fast Model Minimum Pulse Width: 'CLK_1K'
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Progagation Delay
 33. Minimum Progagation Delay
 34. Setup Transfers
 35. Hold Transfers
 36. Report TCCS
 37. Report RSKM
 38. Unconstrained Paths
 39. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; PU3                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; CLK_1K     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_1K } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 318.78 MHz ; 318.78 MHz      ; CLK_1K     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; CLK_1K ; -2.137 ; -14.959       ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_1K ; 0.810 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CLK_1K ; -1.380 ; -8.380               ;
+--------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_1K'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.137 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.173      ;
; -2.137 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.173      ;
; -2.102 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.138      ;
; -2.102 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.138      ;
; -2.102 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.138      ;
; -2.102 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.138      ;
; -2.102 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.138      ;
; -2.102 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.138      ;
; -2.102 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.138      ;
; -1.988 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.024      ;
; -1.988 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.024      ;
; -1.960 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.996      ;
; -1.960 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.996      ;
; -1.892 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.928      ;
; -1.892 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.928      ;
; -1.892 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.928      ;
; -1.892 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.928      ;
; -1.892 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.928      ;
; -1.892 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.928      ;
; -1.892 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.928      ;
; -1.782 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.818      ;
; -1.782 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.818      ;
; -1.782 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.818      ;
; -1.782 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.818      ;
; -1.782 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.818      ;
; -1.782 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.818      ;
; -1.782 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.818      ;
; -1.650 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.686      ;
; -1.650 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.686      ;
; -1.650 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.686      ;
; -1.650 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.686      ;
; -1.650 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.686      ;
; -1.650 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.686      ;
; -1.650 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.686      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_1K'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.810 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.079      ;
; 0.817 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.083      ;
; 0.841 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.107      ;
; 0.850 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.116      ;
; 0.850 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.116      ;
; 0.853 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.119      ;
; 1.193 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.459      ;
; 1.200 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.466      ;
; 1.236 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.502      ;
; 1.236 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.502      ;
; 1.239 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.505      ;
; 1.264 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.530      ;
; 1.271 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.537      ;
; 1.288 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.554      ;
; 1.307 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.573      ;
; 1.307 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.573      ;
; 1.335 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.601      ;
; 1.342 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.608      ;
; 1.378 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.644      ;
; 1.398 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.664      ;
; 1.413 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.679      ;
; 1.449 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.715      ;
; 1.466 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.732      ;
; 1.484 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.750      ;
; 1.494 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.760      ;
; 1.608 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.874      ;
; 1.643 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.909      ;
; 1.875 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.141      ;
; 1.875 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.141      ;
; 1.875 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.141      ;
; 1.875 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.141      ;
; 2.000 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.266      ;
; 2.000 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.266      ;
; 2.000 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.266      ;
; 2.000 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.266      ;
; 2.000 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.266      ;
; 2.169 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.435      ;
; 2.169 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.435      ;
; 2.169 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.435      ;
; 2.169 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.435      ;
; 2.169 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.435      ;
; 2.169 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.435      ;
; 2.188 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.454      ;
; 2.188 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.454      ;
; 2.284 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.550      ;
; 2.284 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.550      ;
; 2.284 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.550      ;
; 2.466 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 2.732      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_1K'                                                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_1K ; Rise       ; CLK_1K                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K|combout                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K|combout                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CONTADOR[*]  ; CLK_1K     ; 6.632 ; 6.632 ; Rise       ; CLK_1K          ;
;  CONTADOR[0] ; CLK_1K     ; 6.600 ; 6.600 ; Rise       ; CLK_1K          ;
;  CONTADOR[1] ; CLK_1K     ; 6.346 ; 6.346 ; Rise       ; CLK_1K          ;
;  CONTADOR[2] ; CLK_1K     ; 6.382 ; 6.382 ; Rise       ; CLK_1K          ;
;  CONTADOR[3] ; CLK_1K     ; 6.374 ; 6.374 ; Rise       ; CLK_1K          ;
;  CONTADOR[4] ; CLK_1K     ; 6.367 ; 6.367 ; Rise       ; CLK_1K          ;
;  CONTADOR[5] ; CLK_1K     ; 6.632 ; 6.632 ; Rise       ; CLK_1K          ;
;  CONTADOR[6] ; CLK_1K     ; 6.376 ; 6.376 ; Rise       ; CLK_1K          ;
; OUT_PWM      ; CLK_1K     ; 8.642 ; 8.642 ; Rise       ; CLK_1K          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CONTADOR[*]  ; CLK_1K     ; 6.346 ; 6.346 ; Rise       ; CLK_1K          ;
;  CONTADOR[0] ; CLK_1K     ; 6.600 ; 6.600 ; Rise       ; CLK_1K          ;
;  CONTADOR[1] ; CLK_1K     ; 6.346 ; 6.346 ; Rise       ; CLK_1K          ;
;  CONTADOR[2] ; CLK_1K     ; 6.382 ; 6.382 ; Rise       ; CLK_1K          ;
;  CONTADOR[3] ; CLK_1K     ; 6.374 ; 6.374 ; Rise       ; CLK_1K          ;
;  CONTADOR[4] ; CLK_1K     ; 6.367 ; 6.367 ; Rise       ; CLK_1K          ;
;  CONTADOR[5] ; CLK_1K     ; 6.632 ; 6.632 ; Rise       ; CLK_1K          ;
;  CONTADOR[6] ; CLK_1K     ; 6.376 ; 6.376 ; Rise       ; CLK_1K          ;
; OUT_PWM      ; CLK_1K     ; 7.470 ; 7.470 ; Rise       ; CLK_1K          ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; DUTY_CYCLE[0] ; OUT_PWM     ; 10.700 ; 9.849  ; 9.849  ; 10.700 ;
; DUTY_CYCLE[1] ; OUT_PWM     ; 10.593 ; 10.206 ; 10.206 ; 10.593 ;
; DUTY_CYCLE[2] ; OUT_PWM     ; 10.722 ; 10.686 ; 10.686 ; 10.722 ;
; DUTY_CYCLE[3] ; OUT_PWM     ; 10.439 ; 10.058 ; 10.058 ; 10.439 ;
; DUTY_CYCLE[4] ; OUT_PWM     ; 10.439 ; 9.981  ; 9.981  ; 10.439 ;
; DUTY_CYCLE[5] ; OUT_PWM     ; 6.793  ; 6.307  ; 6.307  ; 6.793  ;
; DUTY_CYCLE[6] ; OUT_PWM     ; 6.422  ; 6.422  ; 6.422  ; 6.422  ;
+---------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; DUTY_CYCLE[0] ; OUT_PWM     ; 9.849  ; 9.849  ; 9.849  ; 9.849  ;
; DUTY_CYCLE[1] ; OUT_PWM     ; 10.206 ; 10.206 ; 10.206 ; 10.206 ;
; DUTY_CYCLE[2] ; OUT_PWM     ; 10.686 ; 10.686 ; 10.686 ; 10.686 ;
; DUTY_CYCLE[3] ; OUT_PWM     ; 10.058 ; 10.058 ; 10.058 ; 10.058 ;
; DUTY_CYCLE[4] ; OUT_PWM     ; 9.981  ; 9.981  ; 9.981  ; 9.981  ;
; DUTY_CYCLE[5] ; OUT_PWM     ; 6.307  ; 6.307  ; 6.307  ; 6.307  ;
; DUTY_CYCLE[6] ; OUT_PWM     ; 6.392  ; 6.422  ; 6.422  ; 6.392  ;
+---------------+-------------+--------+--------+--------+--------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; CLK_1K ; -0.454 ; -3.178        ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_1K ; 0.363 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CLK_1K ; -1.380 ; -8.380               ;
+--------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_1K'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.454 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.486      ;
; -0.454 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.486      ;
; -0.454 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.486      ;
; -0.454 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.486      ;
; -0.454 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.486      ;
; -0.454 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.486      ;
; -0.454 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.486      ;
; -0.431 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.463      ;
; -0.431 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.463      ;
; -0.431 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.463      ;
; -0.431 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.463      ;
; -0.431 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.463      ;
; -0.431 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.463      ;
; -0.431 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.463      ;
; -0.381 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.413      ;
; -0.381 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.413      ;
; -0.362 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.394      ;
; -0.329 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.361      ;
; -0.329 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.361      ;
; -0.274 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.306      ;
; -0.274 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.306      ;
; -0.274 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.306      ;
; -0.274 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.306      ;
; -0.274 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.306      ;
; -0.274 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.306      ;
; -0.274 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.306      ;
; -0.194 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.226      ;
; -0.194 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.226      ;
; -0.194 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.226      ;
; -0.194 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.226      ;
; -0.194 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.226      ;
; -0.194 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.226      ;
; -0.194 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.226      ;
+--------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_1K'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.363 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.518      ;
; 0.373 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.531      ;
; 0.501 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.656      ;
; 0.516 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.669      ;
; 0.519 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.671      ;
; 0.536 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.688      ;
; 0.539 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.691      ;
; 0.551 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.703      ;
; 0.552 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.704      ;
; 0.558 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.710      ;
; 0.571 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.723      ;
; 0.574 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.726      ;
; 0.586 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.738      ;
; 0.609 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.761      ;
; 0.613 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.765      ;
; 0.621 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.773      ;
; 0.644 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.796      ;
; 0.646 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.798      ;
; 0.665 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.817      ;
; 0.715 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.867      ;
; 0.738 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.890      ;
; 0.866 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.018      ;
; 0.866 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.018      ;
; 0.866 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.018      ;
; 0.866 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.018      ;
; 0.941 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.093      ;
; 0.995 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.147      ;
; 0.995 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.147      ;
; 0.995 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.147      ;
; 0.995 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.147      ;
; 0.995 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.147      ;
; 0.995 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.147      ;
; 1.007 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.159      ;
; 1.007 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.159      ;
; 1.068 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.220      ;
; 1.068 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.220      ;
; 1.068 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.220      ;
; 1.133 ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.285      ;
+-------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_1K'                                                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_1K ; Rise       ; CLK_1K                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter2:inst|lpm_counter:LPM_COUNTER_component|cntr_q1j:auto_generated|safe_q[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K|combout                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K|combout                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                    ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CONTADOR[*]  ; CLK_1K     ; 3.772 ; 3.772 ; Rise       ; CLK_1K          ;
;  CONTADOR[0] ; CLK_1K     ; 3.750 ; 3.750 ; Rise       ; CLK_1K          ;
;  CONTADOR[1] ; CLK_1K     ; 3.618 ; 3.618 ; Rise       ; CLK_1K          ;
;  CONTADOR[2] ; CLK_1K     ; 3.657 ; 3.657 ; Rise       ; CLK_1K          ;
;  CONTADOR[3] ; CLK_1K     ; 3.646 ; 3.646 ; Rise       ; CLK_1K          ;
;  CONTADOR[4] ; CLK_1K     ; 3.642 ; 3.642 ; Rise       ; CLK_1K          ;
;  CONTADOR[5] ; CLK_1K     ; 3.772 ; 3.772 ; Rise       ; CLK_1K          ;
;  CONTADOR[6] ; CLK_1K     ; 3.653 ; 3.653 ; Rise       ; CLK_1K          ;
; OUT_PWM      ; CLK_1K     ; 4.600 ; 4.600 ; Rise       ; CLK_1K          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CONTADOR[*]  ; CLK_1K     ; 3.618 ; 3.618 ; Rise       ; CLK_1K          ;
;  CONTADOR[0] ; CLK_1K     ; 3.750 ; 3.750 ; Rise       ; CLK_1K          ;
;  CONTADOR[1] ; CLK_1K     ; 3.618 ; 3.618 ; Rise       ; CLK_1K          ;
;  CONTADOR[2] ; CLK_1K     ; 3.657 ; 3.657 ; Rise       ; CLK_1K          ;
;  CONTADOR[3] ; CLK_1K     ; 3.646 ; 3.646 ; Rise       ; CLK_1K          ;
;  CONTADOR[4] ; CLK_1K     ; 3.642 ; 3.642 ; Rise       ; CLK_1K          ;
;  CONTADOR[5] ; CLK_1K     ; 3.772 ; 3.772 ; Rise       ; CLK_1K          ;
;  CONTADOR[6] ; CLK_1K     ; 3.653 ; 3.653 ; Rise       ; CLK_1K          ;
; OUT_PWM      ; CLK_1K     ; 4.097 ; 4.097 ; Rise       ; CLK_1K          ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------+
; Propagation Delay                                           ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; DUTY_CYCLE[0] ; OUT_PWM     ; 5.798 ; 5.429 ; 5.429 ; 5.798 ;
; DUTY_CYCLE[1] ; OUT_PWM     ; 5.753 ; 5.587 ; 5.587 ; 5.753 ;
; DUTY_CYCLE[2] ; OUT_PWM     ; 5.796 ; 5.790 ; 5.790 ; 5.796 ;
; DUTY_CYCLE[3] ; OUT_PWM     ; 5.670 ; 5.534 ; 5.534 ; 5.670 ;
; DUTY_CYCLE[4] ; OUT_PWM     ; 5.669 ; 5.485 ; 5.485 ; 5.669 ;
; DUTY_CYCLE[5] ; OUT_PWM     ; 3.384 ; 3.196 ; 3.196 ; 3.384 ;
; DUTY_CYCLE[6] ; OUT_PWM     ; 3.239 ; 3.237 ; 3.237 ; 3.239 ;
+---------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; DUTY_CYCLE[0] ; OUT_PWM     ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; DUTY_CYCLE[1] ; OUT_PWM     ; 5.587 ; 5.587 ; 5.587 ; 5.587 ;
; DUTY_CYCLE[2] ; OUT_PWM     ; 5.790 ; 5.790 ; 5.790 ; 5.790 ;
; DUTY_CYCLE[3] ; OUT_PWM     ; 5.534 ; 5.534 ; 5.534 ; 5.534 ;
; DUTY_CYCLE[4] ; OUT_PWM     ; 5.485 ; 5.485 ; 5.485 ; 5.485 ;
; DUTY_CYCLE[5] ; OUT_PWM     ; 3.196 ; 3.196 ; 3.196 ; 3.196 ;
; DUTY_CYCLE[6] ; OUT_PWM     ; 3.237 ; 3.237 ; 3.237 ; 3.237 ;
+---------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.137  ; 0.363 ; N/A      ; N/A     ; -1.380              ;
;  CLK_1K          ; -2.137  ; 0.363 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -14.959 ; 0.0   ; 0.0      ; 0.0     ; -8.38               ;
;  CLK_1K          ; -14.959 ; 0.000 ; N/A      ; N/A     ; -8.380              ;
+------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CONTADOR[*]  ; CLK_1K     ; 6.632 ; 6.632 ; Rise       ; CLK_1K          ;
;  CONTADOR[0] ; CLK_1K     ; 6.600 ; 6.600 ; Rise       ; CLK_1K          ;
;  CONTADOR[1] ; CLK_1K     ; 6.346 ; 6.346 ; Rise       ; CLK_1K          ;
;  CONTADOR[2] ; CLK_1K     ; 6.382 ; 6.382 ; Rise       ; CLK_1K          ;
;  CONTADOR[3] ; CLK_1K     ; 6.374 ; 6.374 ; Rise       ; CLK_1K          ;
;  CONTADOR[4] ; CLK_1K     ; 6.367 ; 6.367 ; Rise       ; CLK_1K          ;
;  CONTADOR[5] ; CLK_1K     ; 6.632 ; 6.632 ; Rise       ; CLK_1K          ;
;  CONTADOR[6] ; CLK_1K     ; 6.376 ; 6.376 ; Rise       ; CLK_1K          ;
; OUT_PWM      ; CLK_1K     ; 8.642 ; 8.642 ; Rise       ; CLK_1K          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CONTADOR[*]  ; CLK_1K     ; 3.618 ; 3.618 ; Rise       ; CLK_1K          ;
;  CONTADOR[0] ; CLK_1K     ; 3.750 ; 3.750 ; Rise       ; CLK_1K          ;
;  CONTADOR[1] ; CLK_1K     ; 3.618 ; 3.618 ; Rise       ; CLK_1K          ;
;  CONTADOR[2] ; CLK_1K     ; 3.657 ; 3.657 ; Rise       ; CLK_1K          ;
;  CONTADOR[3] ; CLK_1K     ; 3.646 ; 3.646 ; Rise       ; CLK_1K          ;
;  CONTADOR[4] ; CLK_1K     ; 3.642 ; 3.642 ; Rise       ; CLK_1K          ;
;  CONTADOR[5] ; CLK_1K     ; 3.772 ; 3.772 ; Rise       ; CLK_1K          ;
;  CONTADOR[6] ; CLK_1K     ; 3.653 ; 3.653 ; Rise       ; CLK_1K          ;
; OUT_PWM      ; CLK_1K     ; 4.097 ; 4.097 ; Rise       ; CLK_1K          ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------+
; Progagation Delay                                               ;
+---------------+-------------+--------+--------+--------+--------+
; Input Port    ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+---------------+-------------+--------+--------+--------+--------+
; DUTY_CYCLE[0] ; OUT_PWM     ; 10.700 ; 9.849  ; 9.849  ; 10.700 ;
; DUTY_CYCLE[1] ; OUT_PWM     ; 10.593 ; 10.206 ; 10.206 ; 10.593 ;
; DUTY_CYCLE[2] ; OUT_PWM     ; 10.722 ; 10.686 ; 10.686 ; 10.722 ;
; DUTY_CYCLE[3] ; OUT_PWM     ; 10.439 ; 10.058 ; 10.058 ; 10.439 ;
; DUTY_CYCLE[4] ; OUT_PWM     ; 10.439 ; 9.981  ; 9.981  ; 10.439 ;
; DUTY_CYCLE[5] ; OUT_PWM     ; 6.793  ; 6.307  ; 6.307  ; 6.793  ;
; DUTY_CYCLE[6] ; OUT_PWM     ; 6.422  ; 6.422  ; 6.422  ; 6.422  ;
+---------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Progagation Delay                                   ;
+---------------+-------------+-------+-------+-------+-------+
; Input Port    ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+---------------+-------------+-------+-------+-------+-------+
; DUTY_CYCLE[0] ; OUT_PWM     ; 5.429 ; 5.429 ; 5.429 ; 5.429 ;
; DUTY_CYCLE[1] ; OUT_PWM     ; 5.587 ; 5.587 ; 5.587 ; 5.587 ;
; DUTY_CYCLE[2] ; OUT_PWM     ; 5.790 ; 5.790 ; 5.790 ; 5.790 ;
; DUTY_CYCLE[3] ; OUT_PWM     ; 5.534 ; 5.534 ; 5.534 ; 5.534 ;
; DUTY_CYCLE[4] ; OUT_PWM     ; 5.485 ; 5.485 ; 5.485 ; 5.485 ;
; DUTY_CYCLE[5] ; OUT_PWM     ; 3.196 ; 3.196 ; 3.196 ; 3.196 ;
; DUTY_CYCLE[6] ; OUT_PWM     ; 3.237 ; 3.237 ; 3.237 ; 3.237 ;
+---------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_1K     ; CLK_1K   ; 126      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_1K     ; CLK_1K   ; 126      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Jun 10 17:06:00 2017
Info: Command: quartus_sta PU3 -c PU3
Info: qsta_default_script.tcl version: #1
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_1K CLK_1K
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.137
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.137       -14.959 CLK_1K 
Info (332146): Worst-case hold slack is 0.810
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.810         0.000 CLK_1K 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -8.380 CLK_1K 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.454
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.454        -3.178 CLK_1K 
Info (332146): Worst-case hold slack is 0.363
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.363         0.000 CLK_1K 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -8.380 CLK_1K 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 385 megabytes
    Info: Processing ended: Sat Jun 10 17:06:00 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


