var 22_a_2_rectifier__20k_2_device_2_d_s_p2833x___adc_8h =
[
    [ "ADCTRL1_BITS", "struct_a_d_c_t_r_l1___b_i_t_s.html", "struct_a_d_c_t_r_l1___b_i_t_s" ],
    [ "ADCTRL1_REG", "union_a_d_c_t_r_l1___r_e_g.html", "union_a_d_c_t_r_l1___r_e_g" ],
    [ "ADCTRL2_BITS", "struct_a_d_c_t_r_l2___b_i_t_s.html", "struct_a_d_c_t_r_l2___b_i_t_s" ],
    [ "ADCTRL2_REG", "union_a_d_c_t_r_l2___r_e_g.html", "union_a_d_c_t_r_l2___r_e_g" ],
    [ "ADCASEQSR_BITS", "struct_a_d_c_a_s_e_q_s_r___b_i_t_s.html", "struct_a_d_c_a_s_e_q_s_r___b_i_t_s" ],
    [ "ADCASEQSR_REG", "union_a_d_c_a_s_e_q_s_r___r_e_g.html", "union_a_d_c_a_s_e_q_s_r___r_e_g" ],
    [ "ADCMAXCONV_BITS", "struct_a_d_c_m_a_x_c_o_n_v___b_i_t_s.html", "struct_a_d_c_m_a_x_c_o_n_v___b_i_t_s" ],
    [ "ADCMAXCONV_REG", "union_a_d_c_m_a_x_c_o_n_v___r_e_g.html", "union_a_d_c_m_a_x_c_o_n_v___r_e_g" ],
    [ "ADCCHSELSEQ1_BITS", "struct_a_d_c_c_h_s_e_l_s_e_q1___b_i_t_s.html", "struct_a_d_c_c_h_s_e_l_s_e_q1___b_i_t_s" ],
    [ "ADCCHSELSEQ1_REG", "union_a_d_c_c_h_s_e_l_s_e_q1___r_e_g.html", "union_a_d_c_c_h_s_e_l_s_e_q1___r_e_g" ],
    [ "ADCCHSELSEQ2_BITS", "struct_a_d_c_c_h_s_e_l_s_e_q2___b_i_t_s.html", "struct_a_d_c_c_h_s_e_l_s_e_q2___b_i_t_s" ],
    [ "ADCCHSELSEQ2_REG", "union_a_d_c_c_h_s_e_l_s_e_q2___r_e_g.html", "union_a_d_c_c_h_s_e_l_s_e_q2___r_e_g" ],
    [ "ADCCHSELSEQ3_BITS", "struct_a_d_c_c_h_s_e_l_s_e_q3___b_i_t_s.html", "struct_a_d_c_c_h_s_e_l_s_e_q3___b_i_t_s" ],
    [ "ADCCHSELSEQ3_REG", "union_a_d_c_c_h_s_e_l_s_e_q3___r_e_g.html", "union_a_d_c_c_h_s_e_l_s_e_q3___r_e_g" ],
    [ "ADCCHSELSEQ4_BITS", "struct_a_d_c_c_h_s_e_l_s_e_q4___b_i_t_s.html", "struct_a_d_c_c_h_s_e_l_s_e_q4___b_i_t_s" ],
    [ "ADCCHSELSEQ4_REG", "union_a_d_c_c_h_s_e_l_s_e_q4___r_e_g.html", "union_a_d_c_c_h_s_e_l_s_e_q4___r_e_g" ],
    [ "ADCTRL3_BITS", "struct_a_d_c_t_r_l3___b_i_t_s.html", "struct_a_d_c_t_r_l3___b_i_t_s" ],
    [ "ADCTRL3_REG", "union_a_d_c_t_r_l3___r_e_g.html", "union_a_d_c_t_r_l3___r_e_g" ],
    [ "ADCST_BITS", "struct_a_d_c_s_t___b_i_t_s.html", "struct_a_d_c_s_t___b_i_t_s" ],
    [ "ADCST_REG", "union_a_d_c_s_t___r_e_g.html", "union_a_d_c_s_t___r_e_g" ],
    [ "ADCREFSEL_BITS", "struct_a_d_c_r_e_f_s_e_l___b_i_t_s.html", "struct_a_d_c_r_e_f_s_e_l___b_i_t_s" ],
    [ "ADCREFSEL_REG", "union_a_d_c_r_e_f_s_e_l___r_e_g.html", "union_a_d_c_r_e_f_s_e_l___r_e_g" ],
    [ "ADCOFFTRIM_BITS", "struct_a_d_c_o_f_f_t_r_i_m___b_i_t_s.html", "struct_a_d_c_o_f_f_t_r_i_m___b_i_t_s" ],
    [ "ADCOFFTRIM_REG", "union_a_d_c_o_f_f_t_r_i_m___r_e_g.html", "union_a_d_c_o_f_f_t_r_i_m___r_e_g" ],
    [ "ADC_REGS", "struct_a_d_c___r_e_g_s.html", "struct_a_d_c___r_e_g_s" ],
    [ "ADC_RESULT_MIRROR_REGS", "struct_a_d_c___r_e_s_u_l_t___m_i_r_r_o_r___r_e_g_s.html", "struct_a_d_c___r_e_s_u_l_t___m_i_r_r_o_r___r_e_g_s" ],
    [ "AdcMirror", "22_a_2_rectifier__20k_2_device_2_d_s_p2833x___adc_8h.html#a96e1171f28f1c8da02a3afc11b9527fd", null ],
    [ "AdcRegs", "22_a_2_rectifier__20k_2_device_2_d_s_p2833x___adc_8h.html#a36128af20b6ce240d4f6d601b1a6ebf0", null ]
];