#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr  4 21:25:03 2020
# Process ID: 13956
# Current directory: /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2
# Command line: vivado -mode tcl -source benchtest/run_simulation.tcl ./project_2/project_2.xpr
# Log file: /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/vivado.log
# Journal file: /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/vivado.jou
#-----------------------------------------------------------
open_project ./project_2/project_2.xpr
Scanning sources...
Finished scanning sources
source benchtest/run_simulation.tcl
# update_compile_order -fileset sources_1
# set simulations [get_fileset $env(SIMULATION)]
# if { [llength simulations] != 0} {
# 	foreach sim $simulations {
#                 update_compile_order -fileset $sim
#                 launch_simulation -simset $sim
#                 # make simulation complete
#                 run all
# 	}
# }
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/conflict.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conflict
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module shiftdec
INFO: [VRFC 10-311] analyzing module jrdec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/mipsmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/mipsparts.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module zeroext
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/tanyifan/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto c09adc25f7e64beaba29e1fd0df66737 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.jrdec
Compiling module xil_defaultlib.shiftdec
Compiling module xil_defaultlib.floprc(W=9)
Compiling module xil_defaultlib.flopr(W=3)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(W=32)
Compiling module xil_defaultlib.flopenr(W=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(W=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4(W=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.mux2(W=5)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=5)
Compiling module xil_defaultlib.flopr(W=32)
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.conflict
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/cpu_tb.sv" Line 38. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/cpu_tb.sv" Line 56. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/cpu_tb.sv" Line 113. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/cpu_tb.sv" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/cpu_tb.sv" Line 141. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/project_2/cpu_tb_behav.wcfg
source cpu_tb.tcl
## current_wave_config
========== Test: ad hoc ==========
WARNING: file /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
         22 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/factorial/factorial.data could not be opened
========== In init ==========
         28 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
         21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/gcd/gcd.data could not be opened
========== In init ==========
         18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
         17 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
         21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

========== Test: rf ==========
WARNING: file /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/rf/rf.data could not be opened
========== In init ==========
         20 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] rf

========== Test: testzeroext ==========
WARNING: file /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/testzeroext/testzeroext.data could not be opened
========== In init ==========
         12 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] testzeroext

========== Test: testjr ==========
WARNING: file /home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/testjr/testjr.data could not be opened
========== In init ==========
         41 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] testjr

[Done]

CPI = 1.431290

$finish called at time : 207580 ns : File "/home/tanyifan/Desktop/ICS-Spring20-Fudan/assignment-2/benchtest/cpu_tb.sv" Line 169
# exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  4 21:25:13 2020...
