#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24b6a50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24b6be0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x24c1960 .functor NOT 1, L_0x24ec180, C4<0>, C4<0>, C4<0>;
L_0x24ebee0 .functor XOR 1, L_0x24ebd80, L_0x24ebe40, C4<0>, C4<0>;
L_0x24ec070 .functor XOR 1, L_0x24ebee0, L_0x24ebfa0, C4<0>, C4<0>;
v0x24e81f0_0 .net *"_ivl_10", 0 0, L_0x24ebfa0;  1 drivers
v0x24e82f0_0 .net *"_ivl_12", 0 0, L_0x24ec070;  1 drivers
v0x24e83d0_0 .net *"_ivl_2", 0 0, L_0x24e9fa0;  1 drivers
v0x24e8490_0 .net *"_ivl_4", 0 0, L_0x24ebd80;  1 drivers
v0x24e8570_0 .net *"_ivl_6", 0 0, L_0x24ebe40;  1 drivers
v0x24e86a0_0 .net *"_ivl_8", 0 0, L_0x24ebee0;  1 drivers
v0x24e8780_0 .net "a", 0 0, v0x24e4fd0_0;  1 drivers
v0x24e8820_0 .net "b", 0 0, v0x24e5070_0;  1 drivers
v0x24e88c0_0 .net "c", 0 0, v0x24e5110_0;  1 drivers
v0x24e8960_0 .var "clk", 0 0;
v0x24e8a00_0 .net "d", 0 0, v0x24e5250_0;  1 drivers
v0x24e8aa0_0 .net "q_dut", 0 0, L_0x24ebae0;  1 drivers
v0x24e8b40_0 .net "q_ref", 0 0, L_0x24a2ea0;  1 drivers
v0x24e8be0_0 .var/2u "stats1", 159 0;
v0x24e8c80_0 .var/2u "strobe", 0 0;
v0x24e8d20_0 .net "tb_match", 0 0, L_0x24ec180;  1 drivers
v0x24e8de0_0 .net "tb_mismatch", 0 0, L_0x24c1960;  1 drivers
v0x24e8ea0_0 .net "wavedrom_enable", 0 0, v0x24e5340_0;  1 drivers
v0x24e8f40_0 .net "wavedrom_title", 511 0, v0x24e53e0_0;  1 drivers
L_0x24e9fa0 .concat [ 1 0 0 0], L_0x24a2ea0;
L_0x24ebd80 .concat [ 1 0 0 0], L_0x24a2ea0;
L_0x24ebe40 .concat [ 1 0 0 0], L_0x24ebae0;
L_0x24ebfa0 .concat [ 1 0 0 0], L_0x24a2ea0;
L_0x24ec180 .cmp/eeq 1, L_0x24e9fa0, L_0x24ec070;
S_0x24b6d70 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x24b6be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x24a2ea0 .functor OR 1, v0x24e5110_0, v0x24e5070_0, C4<0>, C4<0>;
v0x24c1bd0_0 .net "a", 0 0, v0x24e4fd0_0;  alias, 1 drivers
v0x24c1c70_0 .net "b", 0 0, v0x24e5070_0;  alias, 1 drivers
v0x24a2ff0_0 .net "c", 0 0, v0x24e5110_0;  alias, 1 drivers
v0x24a3090_0 .net "d", 0 0, v0x24e5250_0;  alias, 1 drivers
v0x24e45d0_0 .net "q", 0 0, L_0x24a2ea0;  alias, 1 drivers
S_0x24e4780 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x24b6be0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x24e4fd0_0 .var "a", 0 0;
v0x24e5070_0 .var "b", 0 0;
v0x24e5110_0 .var "c", 0 0;
v0x24e51b0_0 .net "clk", 0 0, v0x24e8960_0;  1 drivers
v0x24e5250_0 .var "d", 0 0;
v0x24e5340_0 .var "wavedrom_enable", 0 0;
v0x24e53e0_0 .var "wavedrom_title", 511 0;
E_0x24b1bb0/0 .event negedge, v0x24e51b0_0;
E_0x24b1bb0/1 .event posedge, v0x24e51b0_0;
E_0x24b1bb0 .event/or E_0x24b1bb0/0, E_0x24b1bb0/1;
E_0x24b1e00 .event posedge, v0x24e51b0_0;
E_0x249b9f0 .event negedge, v0x24e51b0_0;
S_0x24e4ad0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x24e4780;
 .timescale -12 -12;
v0x24e4cd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24e4dd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x24e4780;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24e5540 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x24b6be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x24b74d0 .functor NOT 1, v0x24e5070_0, C4<0>, C4<0>, C4<0>;
L_0x24c19d0 .functor AND 1, v0x24e4fd0_0, L_0x24b74d0, C4<1>, C4<1>;
L_0x24e91f0 .functor NOT 1, v0x24e5110_0, C4<0>, C4<0>, C4<0>;
L_0x24e9260 .functor AND 1, L_0x24c19d0, L_0x24e91f0, C4<1>, C4<1>;
L_0x24e9330 .functor AND 1, L_0x24e9260, v0x24e5250_0, C4<1>, C4<1>;
L_0x24e9480 .functor NOT 1, v0x24e4fd0_0, C4<0>, C4<0>, C4<0>;
L_0x24e9530 .functor AND 1, L_0x24e9480, v0x24e5070_0, C4<1>, C4<1>;
L_0x24e95a0 .functor NOT 1, v0x24e5110_0, C4<0>, C4<0>, C4<0>;
L_0x24e9660 .functor AND 1, L_0x24e9530, L_0x24e95a0, C4<1>, C4<1>;
L_0x24e9770 .functor NOT 1, v0x24e5250_0, C4<0>, C4<0>, C4<0>;
L_0x24e9840 .functor AND 1, L_0x24e9660, L_0x24e9770, C4<1>, C4<1>;
L_0x24e9900 .functor OR 1, L_0x24e9330, L_0x24e9840, C4<0>, C4<0>;
L_0x24e9a80 .functor NOT 1, v0x24e4fd0_0, C4<0>, C4<0>, C4<0>;
L_0x24e9af0 .functor AND 1, L_0x24e9a80, v0x24e5070_0, C4<1>, C4<1>;
L_0x24e9a10 .functor AND 1, L_0x24e9af0, v0x24e5110_0, C4<1>, C4<1>;
L_0x24e9c80 .functor NOT 1, v0x24e5250_0, C4<0>, C4<0>, C4<0>;
L_0x24e9d80 .functor AND 1, L_0x24e9a10, L_0x24e9c80, C4<1>, C4<1>;
L_0x24e9e90 .functor OR 1, L_0x24e9900, L_0x24e9d80, C4<0>, C4<0>;
L_0x24ea040 .functor NOT 1, v0x24e4fd0_0, C4<0>, C4<0>, C4<0>;
L_0x24ea0b0 .functor NOT 1, v0x24e5070_0, C4<0>, C4<0>, C4<0>;
L_0x24ea2e0 .functor AND 1, L_0x24ea040, L_0x24ea0b0, C4<1>, C4<1>;
L_0x24ea3f0 .functor AND 1, L_0x24ea2e0, v0x24e5110_0, C4<1>, C4<1>;
L_0x24ea680 .functor AND 1, L_0x24ea3f0, v0x24e5250_0, C4<1>, C4<1>;
L_0x24ea740 .functor OR 1, L_0x24e9e90, L_0x24ea680, C4<0>, C4<0>;
L_0x24ea920 .functor NOT 1, v0x24e5070_0, C4<0>, C4<0>, C4<0>;
L_0x24ea990 .functor AND 1, v0x24e4fd0_0, L_0x24ea920, C4<1>, C4<1>;
L_0x24eac40 .functor AND 1, L_0x24ea990, v0x24e5110_0, C4<1>, C4<1>;
L_0x24ead00 .functor AND 1, L_0x24eac40, v0x24e5250_0, C4<1>, C4<1>;
L_0x24eafc0 .functor OR 1, L_0x24ea740, L_0x24ead00, C4<0>, C4<0>;
L_0x24eb0d0 .functor AND 1, v0x24e4fd0_0, v0x24e5070_0, C4<1>, C4<1>;
L_0x24eb240 .functor NOT 1, v0x24e5110_0, C4<0>, C4<0>, C4<0>;
L_0x24eb2b0 .functor AND 1, L_0x24eb0d0, L_0x24eb240, C4<1>, C4<1>;
L_0x24eb4d0 .functor AND 1, L_0x24eb2b0, v0x24e5250_0, C4<1>, C4<1>;
L_0x24eb590 .functor OR 1, L_0x24eafc0, L_0x24eb4d0, C4<0>, C4<0>;
L_0x24eb7c0 .functor AND 1, v0x24e4fd0_0, v0x24e5070_0, C4<1>, C4<1>;
L_0x24eb830 .functor AND 1, L_0x24eb7c0, v0x24e5110_0, C4<1>, C4<1>;
L_0x24eba20 .functor AND 1, L_0x24eb830, v0x24e5250_0, C4<1>, C4<1>;
L_0x24ebae0 .functor OR 1, L_0x24eb590, L_0x24eba20, C4<0>, C4<0>;
v0x24e5830_0 .net *"_ivl_0", 0 0, L_0x24b74d0;  1 drivers
v0x24e5910_0 .net *"_ivl_10", 0 0, L_0x24e9480;  1 drivers
v0x24e59f0_0 .net *"_ivl_12", 0 0, L_0x24e9530;  1 drivers
v0x24e5ae0_0 .net *"_ivl_14", 0 0, L_0x24e95a0;  1 drivers
v0x24e5bc0_0 .net *"_ivl_16", 0 0, L_0x24e9660;  1 drivers
v0x24e5cf0_0 .net *"_ivl_18", 0 0, L_0x24e9770;  1 drivers
v0x24e5dd0_0 .net *"_ivl_2", 0 0, L_0x24c19d0;  1 drivers
v0x24e5eb0_0 .net *"_ivl_20", 0 0, L_0x24e9840;  1 drivers
v0x24e5f90_0 .net *"_ivl_22", 0 0, L_0x24e9900;  1 drivers
v0x24e6070_0 .net *"_ivl_24", 0 0, L_0x24e9a80;  1 drivers
v0x24e6150_0 .net *"_ivl_26", 0 0, L_0x24e9af0;  1 drivers
v0x24e6230_0 .net *"_ivl_28", 0 0, L_0x24e9a10;  1 drivers
v0x24e6310_0 .net *"_ivl_30", 0 0, L_0x24e9c80;  1 drivers
v0x24e63f0_0 .net *"_ivl_32", 0 0, L_0x24e9d80;  1 drivers
v0x24e64d0_0 .net *"_ivl_34", 0 0, L_0x24e9e90;  1 drivers
v0x24e65b0_0 .net *"_ivl_36", 0 0, L_0x24ea040;  1 drivers
v0x24e6690_0 .net *"_ivl_38", 0 0, L_0x24ea0b0;  1 drivers
v0x24e6770_0 .net *"_ivl_4", 0 0, L_0x24e91f0;  1 drivers
v0x24e6850_0 .net *"_ivl_40", 0 0, L_0x24ea2e0;  1 drivers
v0x24e6930_0 .net *"_ivl_42", 0 0, L_0x24ea3f0;  1 drivers
v0x24e6a10_0 .net *"_ivl_44", 0 0, L_0x24ea680;  1 drivers
v0x24e6af0_0 .net *"_ivl_46", 0 0, L_0x24ea740;  1 drivers
v0x24e6bd0_0 .net *"_ivl_48", 0 0, L_0x24ea920;  1 drivers
v0x24e6cb0_0 .net *"_ivl_50", 0 0, L_0x24ea990;  1 drivers
v0x24e6d90_0 .net *"_ivl_52", 0 0, L_0x24eac40;  1 drivers
v0x24e6e70_0 .net *"_ivl_54", 0 0, L_0x24ead00;  1 drivers
v0x24e6f50_0 .net *"_ivl_56", 0 0, L_0x24eafc0;  1 drivers
v0x24e7030_0 .net *"_ivl_58", 0 0, L_0x24eb0d0;  1 drivers
v0x24e7110_0 .net *"_ivl_6", 0 0, L_0x24e9260;  1 drivers
v0x24e71f0_0 .net *"_ivl_60", 0 0, L_0x24eb240;  1 drivers
v0x24e72d0_0 .net *"_ivl_62", 0 0, L_0x24eb2b0;  1 drivers
v0x24e73b0_0 .net *"_ivl_64", 0 0, L_0x24eb4d0;  1 drivers
v0x24e7490_0 .net *"_ivl_66", 0 0, L_0x24eb590;  1 drivers
v0x24e7780_0 .net *"_ivl_68", 0 0, L_0x24eb7c0;  1 drivers
v0x24e7860_0 .net *"_ivl_70", 0 0, L_0x24eb830;  1 drivers
v0x24e7940_0 .net *"_ivl_72", 0 0, L_0x24eba20;  1 drivers
v0x24e7a20_0 .net *"_ivl_8", 0 0, L_0x24e9330;  1 drivers
v0x24e7b00_0 .net "a", 0 0, v0x24e4fd0_0;  alias, 1 drivers
v0x24e7ba0_0 .net "b", 0 0, v0x24e5070_0;  alias, 1 drivers
v0x24e7c90_0 .net "c", 0 0, v0x24e5110_0;  alias, 1 drivers
v0x24e7d80_0 .net "d", 0 0, v0x24e5250_0;  alias, 1 drivers
v0x24e7e70_0 .net "q", 0 0, L_0x24ebae0;  alias, 1 drivers
S_0x24e7fd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x24b6be0;
 .timescale -12 -12;
E_0x24b1950 .event anyedge, v0x24e8c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24e8c80_0;
    %nor/r;
    %assign/vec4 v0x24e8c80_0, 0;
    %wait E_0x24b1950;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24e4780;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e5250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5070_0, 0;
    %assign/vec4 v0x24e4fd0_0, 0;
    %wait E_0x249b9f0;
    %wait E_0x24b1e00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e5250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5070_0, 0;
    %assign/vec4 v0x24e4fd0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b1bb0;
    %load/vec4 v0x24e4fd0_0;
    %load/vec4 v0x24e5070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24e5110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24e5250_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24e5250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5070_0, 0;
    %assign/vec4 v0x24e4fd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24e4dd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24b1bb0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x24e5250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24e5070_0, 0;
    %assign/vec4 v0x24e4fd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x24b6be0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e8960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24e8c80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x24b6be0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24e8960_0;
    %inv;
    %store/vec4 v0x24e8960_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x24b6be0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24e51b0_0, v0x24e8de0_0, v0x24e8780_0, v0x24e8820_0, v0x24e88c0_0, v0x24e8a00_0, v0x24e8b40_0, v0x24e8aa0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24b6be0;
T_7 ;
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x24b6be0;
T_8 ;
    %wait E_0x24b1bb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e8be0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e8be0_0, 4, 32;
    %load/vec4 v0x24e8d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e8be0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24e8be0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e8be0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24e8b40_0;
    %load/vec4 v0x24e8b40_0;
    %load/vec4 v0x24e8aa0_0;
    %xor;
    %load/vec4 v0x24e8b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e8be0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x24e8be0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24e8be0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/circuit4/iter7/response0/top_module.sv";
