add_files src/simulation_mem_256.vhd src/simulation_mem_512.vhd src/simulation_mem_mask.vhd
set_property library work [get_files {src/simulation_mem_256.vhd src/simulation_mem_512.vhd src/simulation_mem_mask.vhd}]

add_files lib/dzx/attributes_pkg.vhd lib/dzx/bit_arith_pkg.vhd lib/dzx/bit_arith_pkg_body.vhd lib/dzx/bit_utils_pkg.vhd lib/dzx/bit_utils_pkg_body.vhd
set_property library dzx [get_files {lib/dzx/attributes_pkg.vhd lib/dzx/bit_arith_pkg.vhd lib/dzx/bit_arith_pkg_body.vhd lib/dzx/bit_utils_pkg.vhd lib/dzx/bit_utils_pkg_body.vhd}]

add_files src/reg_temp.vhd src/tech_package.vhd src/mux_ram.vhd src/sync_ram_register.vhd src/location_equal.vhd src/ff_finish_decoding.vhd src/out_register.vhd src/decode_mt_2.vhd src/decode4_16_inv.vhd src/decomp_assem_9.vhd src/decode_miss_2.vhd src/length_selection_2.vhd src/max_pbc_length_2.vhd src/mask_bit.vhd src/mask_word.vhd src/full_match_d.vhd src/miss_type_coder.vhd src/decomp_decode_4.vhd src/latch6.vhd src/latch7.vhd src/latch133.vhd src/pointer_first.vhd src/pointer_1.vhd src/pointer_2.vhd src/pointer_3.vhd src/pointer_4.vhd src/pointer_5.vhd src/pointer_6.vhd src/pointer_7.vhd src/pointer_8.vhd src/pointer_9.vhd src/pointer_10.vhd src/pointer_11.vhd src/pointer_12.vhd src/pointer_13.vhd src/pointer_14.vhd src/pointer_15.vhd src/pointer_array.vhd src/buffer_counter_write_9bits.vhd src/buffer_counter_read_9bits.vhd src/crc_unit_c_32.vhd src/crc_unit_d_32.vhd src/cam_bit_first.vhd src/input_counter_9bits.vhd src/cam_byte_first.vhd src/cam_bit.vhd src/cam_byte.vhd src/cam_word_first.vhd src/cam_word_zero.vhd src/cam_array_zero.vhd src/lc_assembler.vhd src/mc_mux_3d.vhd src/mc_mux_3c.vhd src/mg_logic_2.vhd src/mld_decode.vhd src/mld_dprop_5.vhd src/ob_assem.vhd src/pipeline_r1_d.vhd src/shift_literal.vhd src/oda_cell_2_d.vhd src/oda_cell_2_d_1.vhd src/oda_cell_2.vhd src/oda_register_d.vhd src/oda_register.vhd src/pipeline_r2_d.vhd src/rli_counter_d.vhd src/rli_counter_c.vhd src/rli_dr.vhd src/rli_dcu.vhd src/mt_coder.vhd src/ob_assembler.vhd src/ov_latch.vhd src/pc_generate.vhd src/nfl_counters2.vhd src/mld_dprop.vhd src/mld_logic_3_1_2.vhd src/mld_logic_3_2_2.vhd src/cm_assembler.vhd src/cml_assembler.vhd src/csm_c_2.vhd src/csm_d.vhd src/latch98.vhd src/pipeline_r0.vhd src/pipeline_r1.vhd src/pipeline_r4.vhd src/ff_v3_delay.vhd src/bsl_tc_2_c.vhd src/bsl_tc_2_d.vhd src/c_bs_counter_c.vhd src/c_bs_counter_d.vhd src/encode16_4.vhd src/coding_buffer_cu.vhd src/decode_logic_pbc.vhd src/sreg.vhd src/count_delay.vhd src/rli_cr.vhd src/rli_ccu.vhd src/rli_coding_logic.vhd src/level2_4d_pbc.vhd src/level2_4ca.vhd src/decoding_buffer_cu_2.vhd src/buffer_counter_read.vhd src/buffer_counter_write.vhd src/decoding_buffer_32_64_2.vhd src/coding_buffer_64_32.vhd src/control_reg.vhd src/reg_file_c.vhd src/reg_file_d.vhd src/parser.vhd src/parser_register.vhd src/parser_concatenator.vhd src/parsing_unit.vhd src/input_counter.vhd src/input_buffer_cu.vhd src/input_buffer_32_32.vhd src/assembler.vhd src/assembler_register.vhd src/assembling_unit.vhd src/output_buffer_cu.vhd src/output_buffer_32_32.vhd src/crc_unit_c.vhd src/crc_unit_d.vhd src/level1rc.vhd src/level1rd.vhd src/level1r.vhd
set_property library work [get_files {src/reg_temp.vhd src/tech_package.vhd src/mux_ram.vhd src/sync_ram_register.vhd src/location_equal.vhd src/ff_finish_decoding.vhd src/out_register.vhd src/decode_mt_2.vhd src/decode4_16_inv.vhd src/decomp_assem_9.vhd src/decode_miss_2.vhd src/length_selection_2.vhd src/max_pbc_length_2.vhd src/mask_bit.vhd src/mask_word.vhd src/full_match_d.vhd src/miss_type_coder.vhd src/decomp_decode_4.vhd src/latch6.vhd src/latch7.vhd src/latch133.vhd src/pointer_first.vhd src/pointer_1.vhd src/pointer_2.vhd src/pointer_3.vhd src/pointer_4.vhd src/pointer_5.vhd src/pointer_6.vhd src/pointer_7.vhd src/pointer_8.vhd src/pointer_9.vhd src/pointer_10.vhd src/pointer_11.vhd src/pointer_12.vhd src/pointer_13.vhd src/pointer_14.vhd src/pointer_15.vhd src/pointer_array.vhd src/buffer_counter_write_9bits.vhd src/buffer_counter_read_9bits.vhd src/crc_unit_c_32.vhd src/crc_unit_d_32.vhd src/cam_bit_first.vhd src/input_counter_9bits.vhd src/cam_byte_first.vhd src/cam_bit.vhd src/cam_byte.vhd src/cam_word_first.vhd src/cam_word_zero.vhd src/cam_array_zero.vhd src/lc_assembler.vhd src/mc_mux_3d.vhd src/mc_mux_3c.vhd src/mg_logic_2.vhd src/mld_decode.vhd src/mld_dprop_5.vhd src/ob_assem.vhd src/pipeline_r1_d.vhd src/shift_literal.vhd src/oda_cell_2_d.vhd src/oda_cell_2_d_1.vhd src/oda_cell_2.vhd src/oda_register_d.vhd src/oda_register.vhd src/pipeline_r2_d.vhd src/rli_counter_d.vhd src/rli_counter_c.vhd src/rli_dr.vhd src/rli_dcu.vhd src/mt_coder.vhd src/ob_assembler.vhd src/ov_latch.vhd src/pc_generate.vhd src/nfl_counters2.vhd src/mld_dprop.vhd src/mld_logic_3_1_2.vhd src/mld_logic_3_2_2.vhd src/cm_assembler.vhd src/cml_assembler.vhd src/csm_c_2.vhd src/csm_d.vhd src/latch98.vhd src/pipeline_r0.vhd src/pipeline_r1.vhd src/pipeline_r4.vhd src/ff_v3_delay.vhd src/bsl_tc_2_c.vhd src/bsl_tc_2_d.vhd src/c_bs_counter_c.vhd src/c_bs_counter_d.vhd src/encode16_4.vhd src/coding_buffer_cu.vhd src/decode_logic_pbc.vhd src/sreg.vhd src/count_delay.vhd src/rli_cr.vhd src/rli_ccu.vhd src/rli_coding_logic.vhd src/level2_4d_pbc.vhd src/level2_4ca.vhd src/decoding_buffer_cu_2.vhd src/buffer_counter_read.vhd src/buffer_counter_write.vhd src/decoding_buffer_32_64_2.vhd src/coding_buffer_64_32.vhd src/control_reg.vhd src/reg_file_c.vhd src/reg_file_d.vhd src/parser.vhd src/parser_register.vhd src/parser_concatenator.vhd src/parsing_unit.vhd src/input_counter.vhd src/input_buffer_cu.vhd src/input_buffer_32_32.vhd src/assembler.vhd src/assembler_register.vhd src/assembling_unit.vhd src/output_buffer_cu.vhd src/output_buffer_32_32.vhd src/crc_unit_c.vhd src/crc_unit_d.vhd src/level1rc.vhd src/level1rd.vhd src/level1r.vhd}]