module Tb;
        reg [1:0]sel;
        reg i0,i1,i2,i3;
        wire y;

        mux4 mux(sel,i3,i2,i1,i0,y);

        initial begin
                $monitor("sel=%b,i3=%b,i2=%b,i1=%b,i0=%b,y=%b",sel,i3,i2,i1,i0,y);
                        {i3,i2,i1,i0}=4'h5;
                        repeat(6) begin
                                sel=$random;
                                #5;

        end
end
endmodule
