// Seed: 2027915340
module module_0 (
    input logic id_0,
    input id_1,
    output reg id_2,
    input reg id_3,
    input id_4,
    input id_5,
    output id_6
);
  always @(posedge id_0) begin
    id_2 <= id_3;
  end
endmodule
