Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 18886056da8943d6b46c584e7341aa8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port BTB_IF [D:/Lab4/Src/CPU_SrcCode/RV32ICore.v:172]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port BTB_ID [D:/Lab4/Src/CPU_SrcCode/RV32ICore.v:173]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port BHT_IF [D:/Lab4/Src/CPU_SrcCode/RV32ICore.v:174]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port BHT_ID [D:/Lab4/Src/CPU_SrcCode/RV32ICore.v:175]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port BTB_ID [D:/Lab4/Src/CPU_SrcCode/RV32ICore.v:248]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port BTB_EX [D:/Lab4/Src/CPU_SrcCode/RV32ICore.v:249]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port BHT_ID [D:/Lab4/Src/CPU_SrcCode/RV32ICore.v:250]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port BHT_EX [D:/Lab4/Src/CPU_SrcCode/RV32ICore.v:251]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port src_reg_en_EX [D:/Lab4/Src/CPU_SrcCode/RV32ICore.v:325]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BTB_default
Compiling module xil_defaultlib.BHT_default
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSRRegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.main_mem_default
Compiling module xil_defaultlib.cache(SET_ADDR_LEN=3,TAG_ADDR_LE...
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Reg2_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
