// Seed: 1991898945
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4 = id_1;
  assign id_2 = id_3;
  assign id_3 = 1;
  wire id_6;
  tri0 id_7 = 1'b0;
  wire id_8;
  logic [7:0] id_9;
  assign id_9[1] = id_9;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always_comb disable id_6;
  always @(1 or posedge 1) id_5 = 1 & 1;
  assign id_2 = 1 & 1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3
  );
endmodule
