#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed May 30 09:13:30 2018
# Process ID: 10684
# Current directory: C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.runs/synth_1
# Command line: vivado.exe -log hdmi_passthrough.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_passthrough.tcl
# Log file: C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.runs/synth_1/hdmi_passthrough.vds
# Journal file: C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source hdmi_passthrough.tcl -notrace
Command: synth_design -top hdmi_passthrough -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 387.852 ; gain = 98.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_passthrough' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_passthrough.vhd:47]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.runs/synth_1/.Xil/Vivado-10684-DESKTOP-0KG3I12/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'cw' of component 'clk_wiz_0' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_passthrough.vhd:87]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.runs/synth_1/.Xil/Vivado-10684-DESKTOP-0KG3I12/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'hdmi_receiver' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:34' bound to instance 'hr' of component 'hdmi_receiver' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_passthrough.vhd:99]
INFO: [Synth 8-638] synthesizing module 'hdmi_receiver' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:54]
INFO: [Synth 8-3491] module 'deserializer' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/deserializer.vhd:34' bound to instance 'deserializer_inst' of component 'deserializer' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:203]
INFO: [Synth 8-638] synthesizing module 'deserializer' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/deserializer.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'deserializer' (1#1) [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/deserializer.vhd:43]
INFO: [Synth 8-3491] module 'deserializer' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/deserializer.vhd:34' bound to instance 'deserializer_inst' of component 'deserializer' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:203]
INFO: [Synth 8-3491] module 'deserializer' declared at 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/deserializer.vhd:34' bound to instance 'deserializer_inst' of component 'deserializer' [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'hdmi_receiver' (2#1) [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'hdmi_passthrough' (3#1) [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_passthrough.vhd:47]
WARNING: [Synth 8-3917] design hdmi_passthrough has port hdmi_rx_hpd driven by constant 1
WARNING: [Synth 8-3331] design hdmi_passthrough has unconnected port hdmi_rx_clk_p
WARNING: [Synth 8-3331] design hdmi_passthrough has unconnected port hdmi_rx_d_n[2]
WARNING: [Synth 8-3331] design hdmi_passthrough has unconnected port hdmi_rx_d_n[1]
WARNING: [Synth 8-3331] design hdmi_passthrough has unconnected port hdmi_rx_d_n[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 442.688 ; gain = 153.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 442.688 ; gain = 153.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 442.688 ; gain = 153.738
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw'
Finished Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw'
Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/constrs_1/imports/docs/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/constrs_1/imports/docs/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/constrs_1/imports/docs/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_passthrough_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_passthrough_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 810.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 810.266 ; gain = 521.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 810.266 ; gain = 521.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  c:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_rx_clk_n. (constraint file  c:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for cw. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 810.266 ; gain = 521.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "d_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "chs_terc4[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "chs_terc4[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "chs_terc4[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_ch_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_ch_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_ch_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "chs_ctl[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 810.266 ; gain = 521.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 6     
	  10 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module deserializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hdmi_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element hr/cur_reg_reg[vsync] was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element hr/cur_reg_reg[hsync] was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element hr/rgb_reg was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:270]
WARNING: [Synth 8-6014] Unused sequential element hr/aux_reg was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:271]
WARNING: [Synth 8-6014] Unused sequential element hr/cur_reg_reg[aux_valid] was removed.  [C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.srcs/sources_1/new/hdmi_receiver.vhd:363]
INFO: [Synth 8-5546] ROM "hr/is_ch_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hr/is_ch_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hr/is_ch_ctl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hr/chs_terc4[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hr/chs_ctl[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design hdmi_passthrough has port hdmi_rx_hpd driven by constant 1
WARNING: [Synth 8-3331] design hdmi_passthrough has unconnected port hdmi_rx_clk_p
WARNING: [Synth 8-3331] design hdmi_passthrough has unconnected port hdmi_rx_d_n[2]
WARNING: [Synth 8-3331] design hdmi_passthrough has unconnected port hdmi_rx_d_n[1]
WARNING: [Synth 8-3331] design hdmi_passthrough has unconnected port hdmi_rx_d_n[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hr/cur_reg_reg[state][3] )
WARNING: [Synth 8-3332] Sequential element (hr/deserializes_gen[0].deserializer_inst/internal_reg[9]) is unused and will be removed from module hdmi_passthrough.
WARNING: [Synth 8-3332] Sequential element (hr/deserializes_gen[0].deserializer_inst/d_out_reg[9]) is unused and will be removed from module hdmi_passthrough.
WARNING: [Synth 8-3332] Sequential element (hr/cur_reg_reg[state][3]) is unused and will be removed from module hdmi_passthrough.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 810.266 ; gain = 521.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw/clk_out1' to pin 'cw/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cw/clk_out2' to pin 'cw/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 810.266 ; gain = 521.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 824.703 ; gain = 535.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (hr/deserializes_gen[2].deserializer_inst/internal_reg[9]) is unused and will be removed from module hdmi_passthrough.
WARNING: [Synth 8-3332] Sequential element (hr/deserializes_gen[1].deserializer_inst/internal_reg[9]) is unused and will be removed from module hdmi_passthrough.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hr/deserializes_gen[2].deserializer_inst/d_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hr/deserializes_gen[1].deserializer_inst/d_out_reg[9] )
WARNING: [Synth 8-3332] Sequential element (hr/deserializes_gen[2].deserializer_inst/d_out_reg[9]) is unused and will be removed from module hdmi_passthrough.
WARNING: [Synth 8-3332] Sequential element (hr/deserializes_gen[1].deserializer_inst/d_out_reg[9]) is unused and will be removed from module hdmi_passthrough.
INFO: [Synth 8-3886] merging instance 'hr/cur_reg_reg[state][1]' (FDE) to 'hr/cur_reg_reg[state][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hr/cur_reg_reg[state][2] )
WARNING: [Synth 8-3332] Sequential element (hr/cur_reg_reg[state][2]) is unused and will be removed from module hdmi_passthrough.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 825.473 ; gain = 536.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 825.473 ; gain = 536.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 825.473 ; gain = 536.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 825.473 ; gain = 536.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 825.473 ; gain = 536.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 825.473 ; gain = 536.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 825.473 ; gain = 536.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |     4|
|3     |LUT1             |     2|
|4     |LUT2             |     5|
|5     |LUT4             |     3|
|6     |LUT5             |    42|
|7     |LUT6             |     2|
|8     |FDRE             |    83|
|9     |IBUF             |     3|
|10    |OBUF             |     2|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------------------------------+---------------+------+
|      |Instance                                    |Module         |Cells |
+------+--------------------------------------------+---------------+------+
|1     |top                                         |               |   149|
|2     |  hr                                        |hdmi_receiver  |   141|
|3     |    \deserializes_gen[0].deserializer_inst  |deserializer   |    40|
|4     |    \deserializes_gen[1].deserializer_inst  |deserializer_0 |    38|
|5     |    \deserializes_gen[2].deserializer_inst  |deserializer_1 |    39|
+------+--------------------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 825.473 ; gain = 536.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 825.473 ; gain = 168.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 825.473 ; gain = 536.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 825.473 ; gain = 548.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rinel/Desktop/computer_architecture_project/hdmi_passthrough/hdmi_passthrough.runs/synth_1/hdmi_passthrough.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_passthrough_utilization_synth.rpt -pb hdmi_passthrough_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 825.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 30 09:14:24 2018...
