library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity memoryTest is 
   port (
	      address : in std_logic_vector(7 downto 0);
			data_in : in std_logic_vector(7 downto o);
			writen  : in std_logic;
			
			);
end memoryTest;