{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754489925156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754489925157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 06 16:18:44 2025 " "Processing started: Wed Aug 06 16:18:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754489925157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489925157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RP_module -c RP_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off RP_module -c RP_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489925157 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754489925998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754489925998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_wrapper-rtl " "Found design unit 1: RP_wrapper-rtl" {  } { { "../RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938593 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_wrapper " "Found entity 1: RP_wrapper" {  } { { "../RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_top-rtl " "Found design unit 1: RP_top-rtl" {  } { { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938596 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_top " "Found entity 1: RP_top" {  } { { "../RP_top.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp_ram_2_port-SYN " "Found design unit 1: rp_ram_2_port-SYN" {  } { { "../RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938598 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_RAM_2_PORT " "Found entity 1: RP_RAM_2_PORT" {  } { { "../RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_input_queue_simplified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_input_queue_simplified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_input_queue_simplified-rtl " "Found design unit 1: RP_input_queue_simplified-rtl" {  } { { "../RP_input_queue_simplified.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_input_queue_simplified.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938601 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_input_queue_simplified " "Found entity 1: RP_input_queue_simplified" {  } { { "../RP_input_queue_simplified.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_input_queue_simplified.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_flow_update.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rp_flow_update.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RP_Flow_Update-rtl " "Found design unit 1: RP_Flow_Update-rtl" {  } { { "../RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938603 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP_Flow_Update " "Found entity 1: RP_Flow_Update" {  } { { "../RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rate_ram_2_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/rate_ram_2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rate_ram_2_port-SYN " "Found design unit 1: rate_ram_2_port-SYN" {  } { { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rate_RAM_2_PORT " "Found entity 1: Rate_RAM_2_PORT" {  } { { "../Rate_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Rate_RAM_2_PORT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/global_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/global_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_timer-rtl " "Found design unit 1: global_timer-rtl" {  } { { "../Global_timer.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Global_timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938607 ""} { "Info" "ISGN_ENTITY_NAME" "1 global_timer " "Found entity 1: global_timer" {  } { { "../Global_timer.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Global_timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/divider_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/divider_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_wrapper-rtl " "Found design unit 1: divider_wrapper-rtl" {  } { { "../divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938609 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider_wrapper " "Found entity 1: divider_wrapper" {  } { { "../divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/divider_stratix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/divider_stratix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider_stratix-SYN " "Found design unit 1: divider_stratix-SYN" {  } { { "../Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938611 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider_Stratix " "Found entity 1: Divider_Stratix" {  } { { "../Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/constants_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/rp/constants_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants_pkg " "Found design unit 1: constants_pkg" {  } { { "../Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Constants_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants_pkg-body " "Found design unit 2: constants_pkg-body" {  } { { "../Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Constants_pkg.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489938613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RP_wrapper " "Elaborating entity \"RP_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754489938720 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "Constants_pkg.vhd(32) " "VHDL Subtype or Type Declaration warning at Constants_pkg.vhd(32): subtype or type has null range" {  } { { "../Constants_pkg.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Constants_pkg.vhd" 32 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1754489938720 "|RP_wrapper"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "flow_id_out_reg\[18\] RP_wrapper.vhd(84) " "Using initial value X (don't care) for net \"flow_id_out_reg\[18\]\" at RP_wrapper.vhd(84)" {  } { { "../RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 84 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489938729 "|RP_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_input_queue_simplified RP_input_queue_simplified:RP_input_queue_inst " "Elaborating entity \"RP_input_queue_simplified\" for hierarchy \"RP_input_queue_simplified:RP_input_queue_inst\"" {  } { { "../RP_wrapper.vhd" "RP_input_queue_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489938779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "found RP_input_queue_simplified.vhd(75) " "Verilog HDL or VHDL warning at RP_input_queue_simplified.vhd(75): object \"found\" assigned a value but never read" {  } { { "../RP_input_queue_simplified.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_input_queue_simplified.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754489938801 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_input_queue_simplified:RP_input_queue_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_Flow_Update RP_Flow_Update:RP_flow_update_inst " "Elaborating entity \"RP_Flow_Update\" for hierarchy \"RP_Flow_Update:RP_flow_update_inst\"" {  } { { "../RP_wrapper.vhd" "RP_flow_update_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489938802 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RP_mem_dob RP_flow_update.vhd(76) " "Verilog HDL or VHDL warning at RP_flow_update.vhd(76): object \"RP_mem_dob\" assigned a value but never read" {  } { { "../RP_flow_update.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754489938818 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP_RAM_2_PORT RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst " "Elaborating entity \"RP_RAM_2_PORT\" for hierarchy \"RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\"" {  } { { "../RP_flow_update.vhd" "RP_mem_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489938831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "../RP_RAM_2_PORT.vhd" "altsyncram_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489938879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\"" {  } { { "../RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489938900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 262144 " "Parameter \"numwords_b\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 121 " "Parameter \"width_a\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 121 " "Parameter \"width_b\" = \"121\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489938900 ""}  } { { "../RP_RAM_2_PORT.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_RAM_2_PORT.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754489938900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1o54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1o54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1o54 " "Found entity 1: altsyncram_1o54" {  } { { "db/altsyncram_1o54.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_1o54.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489939595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489939595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1o54 RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated " "Elaborating entity \"altsyncram_1o54\" for hierarchy \"RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489939595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vna " "Found entity 1: decode_vna" {  } { { "db/decode_vna.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/decode_vna.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489939706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489939706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_vna RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|decode_vna:decode2 " "Elaborating entity \"decode_vna\" for hierarchy \"RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|decode_vna:decode2\"" {  } { { "db/altsyncram_1o54.tdf" "decode2" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_1o54.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489939707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blb " "Found entity 1: mux_blb" {  } { { "db/mux_blb.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/mux_blb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489939853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489939853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_blb RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|mux_blb:mux4 " "Elaborating entity \"mux_blb\" for hierarchy \"RP_Flow_Update:RP_flow_update_inst\|RP_RAM_2_PORT:RP_mem_inst\|altsyncram:altsyncram_component\|altsyncram_1o54:auto_generated\|mux_blb:mux4\"" {  } { { "db/altsyncram_1o54.tdf" "mux4" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/altsyncram_1o54.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489939853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_timer RP_Flow_Update:RP_flow_update_inst\|global_timer:global_timer_inst " "Elaborating entity \"global_timer\" for hierarchy \"RP_Flow_Update:RP_flow_update_inst\|global_timer:global_timer_inst\"" {  } { { "../RP_flow_update.vhd" "global_timer_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_flow_update.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489939893 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Global_timer.vhd(27) " "VHDL Process Statement warning at Global_timer.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Global_timer.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Global_timer.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1754489939895 "|RP_top|RP_wrapper:RP_wrapper_inst|RP_Flow_Update:RP_flow_update_inst|global_timer:global_timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_wrapper divider_wrapper:divider_wrapper_inst " "Elaborating entity \"divider_wrapper\" for hierarchy \"divider_wrapper:divider_wrapper_inst\"" {  } { { "../RP_wrapper.vhd" "divider_wrapper_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489939898 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remain_signal divider_wrapper.vhd(33) " "Verilog HDL or VHDL warning at divider_wrapper.vhd(33): object \"remain_signal\" assigned a value but never read" {  } { { "../divider_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1754489939899 "|RP_top|RP_wrapper:RP_wrapper_inst|divider_wrapper:divider_wrapper_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider_Stratix divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst " "Elaborating entity \"Divider_Stratix\" for hierarchy \"divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\"" {  } { { "../divider_wrapper.vhd" "divider_inst" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/divider_wrapper.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489939912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../Divider_Stratix.vhd" "LPM_DIVIDE_component" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489939955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489939956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489939956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489939956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489939956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 20 " "Parameter \"lpm_pipeline\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489939956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489939956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 18 " "Parameter \"lpm_widthd\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489939956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 36 " "Parameter \"lpm_widthn\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1754489939956 ""}  } { { "../Divider_Stratix.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Divider_Stratix.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1754489939956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cft " "Found entity 1: lpm_divide_cft" {  } { { "db/lpm_divide_cft.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/lpm_divide_cft.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489940028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489940028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_cft divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated " "Elaborating entity \"lpm_divide_cft\" for hierarchy \"divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_standard/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489940029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gai " "Found entity 1: sign_div_unsign_gai" {  } { { "db/sign_div_unsign_gai.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/sign_div_unsign_gai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489940045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489940045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_gai divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider " "Elaborating entity \"sign_div_unsign_gai\" for hierarchy \"divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider\"" {  } { { "db/lpm_divide_cft.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/lpm_divide_cft.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489940045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9nf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9nf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9nf " "Found entity 1: alt_u_div_9nf" {  } { { "db/alt_u_div_9nf.tdf" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/alt_u_div_9nf.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754489940182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489940182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_9nf divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider\|alt_u_div_9nf:divider " "Elaborating entity \"alt_u_div_9nf\" for hierarchy \"divider_wrapper:divider_wrapper_inst\|Divider_Stratix:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_cft:auto_generated\|sign_div_unsign_gai:divider\|alt_u_div_9nf:divider\"" {  } { { "db/sign_div_unsign_gai.tdf" "divider" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/db/sign_div_unsign_gai.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489940182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wrapper_flow_id_o\[18\] GND " "Pin \"wrapper_flow_id_o\[18\]\" is stuck at GND" {  } { { "../RP_wrapper.vhd" "" { Text "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/RP_wrapper.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754489957489 "|RP_wrapper|wrapper_flow_id_o[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1754489957489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1754489958373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1754489961960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1754489966950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754489966950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7040 " "Implemented 7040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1754489968136 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1754489968136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5023 " "Implemented 5023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1754489968136 ""} { "Info" "ICUT_CUT_TM_RAMS" "1936 " "Implemented 1936 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1754489968136 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1754489968136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1754489968136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5116 " "Peak virtual memory: 5116 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754489968248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 06 16:19:28 2025 " "Processing ended: Wed Aug 06 16:19:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754489968248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754489968248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754489968248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754489968248 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1754489970546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754489970546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 06 16:19:29 2025 " "Processing started: Wed Aug 06 16:19:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754489970546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1754489970546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RP_module -c RP_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RP_module -c RP_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1754489970546 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1754489970654 ""}
{ "Info" "0" "" "Project  = RP_module" {  } {  } 0 0 "Project  = RP_module" 0 0 "Fitter" 0 0 1754489970655 ""}
{ "Info" "0" "" "Revision = RP_module" {  } {  } 0 0 "Revision = RP_module" 0 0 "Fitter" 0 0 1754489970655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1754489971430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1754489971431 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RP_module 5SEEBF45I3YY " "Selected device 5SEEBF45I3YY for design \"RP_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1754489971924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1754489972020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1754489972020 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1754489974651 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ BB38 " "Pin ~ALTERA_DATA0~ is reserved at location BB38" {  } { { "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/RP/Quartus_project/" { { 0 { 0 ""} 0 83066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1754489975325 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1754489975325 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1754489975336 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1754489976228 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "80 80 " "No exact pin location assignment(s) for 80 pins of 80 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1754489977020 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1754489999809 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 4955 global CLKCTRL_G6 " "clk~inputCLKENA0 with 4955 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1754490001318 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1754490001318 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754490001319 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1754490001647 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754490001656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1754490001679 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1754490001700 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1754490001702 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1754490001711 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RP_module.sdc " "Synopsys Design Constraints File file not found: 'RP_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1754490004881 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1754490004881 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1754490005740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1754490005740 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1754490005758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1754490008310 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1754490008319 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1754490008319 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754490010515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1754490048384 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1754490057460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:08 " "Fitter placement preparation operations ending: elapsed time is 00:01:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1754490116076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1754490780420 ""}
