INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'E:/FPGATOOL/Xilinx2020/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'erhuoyan' on host 'desktop-e1q6b64' (Windows NT_amd64 version 6.2) on Sun Aug 07 09:46:36 +0800 2022
INFO: [HLS 200-10] In directory 'C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project'
Sourcing Tcl script 'C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project cordic_hls_prj 
INFO: [HLS 200-10] Opening project 'C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj'.
INFO: [HLS 200-1510] Running: set_top cordiccart2pol 
INFO: [HLS 200-1510] Running: add_files ../src/cordiccart2pol.cpp 
INFO: [HLS 200-10] Adding design file '../src/cordiccart2pol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/cordiccart2pol.h 
INFO: [HLS 200-10] Adding design file '../src/cordiccart2pol.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../src/cordiccart2pol_test.cpp 
INFO: [HLS 200-10] Adding test bench file '../src/cordiccart2pol_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/GY/Works/ZYNQ/SummerSchool2022/pynq_cordic/project/cordic_hls_prj/solution1/impl/ip'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGATOOL/Xilinx2020/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_dmul_5_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_dmul_5_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_dmul_5_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_faddfsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_faddfsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_fptrunc_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_fptrunc_0_no_dsp_64'...
INFO: [Common 17-206] Exiting Vivado at Sun Aug  7 09:47:12 2022...
INFO: [HLS 200-802] Generated output file cordic_hls_prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 34.964 seconds; current allocated memory: 96.244 MB.
