****************************************
Report : design
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:24:24 2023
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:24:24 2023
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
CMPR32X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   31.68     12        380.16      
--------------------------------------------------------------------------------
Total 1 references                                     380.16
1
****************************************
Report : constraint
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:24:24 2023
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:24:24 2023
****************************************




1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:24:24 2023
****************************************


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: sum[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 r
  b[0] (in)                              0.0448     0.0948 r
  U12/S (CMPR32X2TS)                     0.2732     0.3680 r
  sum[0] (out)                           0.0000     0.3680 r
  data arrival time                                 0.3680

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock reconvergence pessimism          0.0000     0.0000
  output external delay                 -0.0500    -0.0500
  data required time                               -0.0500
  ---------------------------------------------------------------
  data required time                               -0.0500
  data arrival time                                -0.3680
  ---------------------------------------------------------------
  slack (MET)                                       0.4180



  Startpoint: a[0] (input port clocked by clk)
  Endpoint: sum[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 f
  a[0] (in)                              0.0295     0.0795 f
  U12/CO (CMPR32X2TS)                    0.6497     0.7292 f
  U11/CO (CMPR32X2TS)                    0.4732     1.2024 f
  U10/CO (CMPR32X2TS)                    0.4732     1.6756 f
  U9/CO (CMPR32X2TS)                     0.4732     2.1488 f
  U8/CO (CMPR32X2TS)                     0.4732     2.6220 f
  U7/CO (CMPR32X2TS)                     0.4732     3.0952 f
  U6/CO (CMPR32X2TS)                     0.4732     3.5684 f
  U5/CO (CMPR32X2TS)                     0.4732     4.0417 f
  U4/CO (CMPR32X2TS)                     0.4732     4.5149 f
  U3/CO (CMPR32X2TS)                     0.4732     4.9881 f
  U2/CO (CMPR32X2TS)                     0.4732     5.4613 f
  U1/S (CMPR32X2TS)                      0.5538     6.0151 f
  sum[11] (out)                          0.0000     6.0151 f
  data arrival time                                 6.0151

  clock clk (rise edge)                 10.0000    10.0000
  clock network delay (ideal)            0.0000    10.0000
  clock reconvergence pessimism          0.0000    10.0000
  output external delay                 -0.0500     9.9500
  data required time                                9.9500
  ---------------------------------------------------------------
  data required time                                9.9500
  data arrival time                                -6.0151
  ---------------------------------------------------------------
  slack (MET)                                       3.9349


1
****************************************
Report : Switching Activity
	
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:24:24 2023
****************************************

 Switching Activity Overview Statistics for "adder"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             49(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      25
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Combinational     24(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      24
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "adder"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             49(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      25
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Combinational     24(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      24
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:24:24 2023
****************************************

 Switching Activity Overview Statistics for "adder"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             49(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      25
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Combinational     24(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      24
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "adder"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             49(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      25
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Combinational     24(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      24
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:24:24 2023
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           2.079e-05 7.225e-06 7.449e-10 2.802e-05 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 7.225e-06   (25.79%)
  Cell Internal Power  = 2.079e-05   (74.21%)
  Cell Leakage Power   = 7.449e-10   ( 0.00%)
                         ---------
Total Power            = 2.802e-05  (100.00%)

X Transition Power     =    0.0000
Glitching Power        =    0.0000

Peak Power             = 5.750e-04
Peak Time              =   225.100

1
****************************************
Report : Time Based Power
	-hierarchy
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:24:24 2023
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
adder                                 2.08e-05 7.23e-06 7.45e-10  2.80e-05 100.0


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
adder                                 5.75e-04 225.100-225.101    0.000    0.000
1
****************************************
Report : design
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:34:13 2023
****************************************

Design Attribute                         Value
---------------------------------------------------------------------------
Operating Conditions:
  analysis_type                          on_chip_variation
  operating_condition_min_name           tt_1p2v_25c
  process_min                            1
  temperature_min                        25
  voltage_min                            1.2
  tree_type_min                          balanced_case

  operating_condition_max_name           tt_1p2v_25c
  process_max                            1
  temperature_max                        25
  voltage_max                            1.2
  tree_type_max                          balanced_case

Wire Load:                               (use report_wire_load for more information)
  wire_load_mode                         top
  wire_load_model_max                    --
  wire_load_model_min                    --
  wire_load_selection_group_max          --
  wire_load_selection_group_min          --
  wire_load_min_block_size               0

Design Rules:
  max_capacitance                        --
  min_capacitance                        --
  max_fanout                             --
  max_transition                         --
  static_integrity                       --
  dynamic_integrity                      --
  max_area                               --

Timing Ranges:
  early_factor                           --
  late_factor                            --

Pin Input Delays:
None specified.

Pin Output Delays:
None specified.
Fast Analysis:                           disabled

1
****************************************
Report : reference
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:34:13 2023
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
CMPR32X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                   31.68     12        380.16      
--------------------------------------------------------------------------------
Total 1 references                                     380.16
1
****************************************
Report : constraint
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:34:13 2023
****************************************

                                                   Weighted
    Group (max_delay/setup)      Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    max_delay/setup                                  0.00

                                                   Weighted
    Group (min_delay/hold)       Cost     Weight     Cost
    -----------------------------------------------------
    clk                          0.00      1.00      0.00
    -----------------------------------------------------
    min_delay/hold                                   0.00

    Constraint                                       Cost
    -----------------------------------------------------
    max_delay/setup                                  0.00  (MET)
    min_delay/hold                                   0.00  (MET)
    max_capacitance                                  0.00  (MET)
    max_transition                                   0.00  (MET)

1
****************************************
Report : constraint
	-all_violators
	-path slack_only
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:34:13 2023
****************************************




1
****************************************
Report : timing
	-path_type full
	-delay_type min_max
	-max_paths 1
	-sort_by slack
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:34:13 2023
****************************************


  Startpoint: b[0] (input port clocked by clk)
  Endpoint: sum[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 r
  b[0] (in)                              0.0448     0.0948 r
  U12/S (CMPR32X2TS)                     0.2732     0.3680 r
  sum[0] (out)                           0.0000     0.3680 r
  data arrival time                                 0.3680

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock reconvergence pessimism          0.0000     0.0000
  output external delay                 -0.0500    -0.0500
  data required time                               -0.0500
  ---------------------------------------------------------------
  data required time                               -0.0500
  data arrival time                                -0.3680
  ---------------------------------------------------------------
  slack (MET)                                       0.4180



  Startpoint: a[0] (input port clocked by clk)
  Endpoint: sum[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.0500     0.0500 f
  a[0] (in)                              0.0295     0.0795 f
  U12/CO (CMPR32X2TS)                    0.6497     0.7292 f
  U11/CO (CMPR32X2TS)                    0.4732     1.2024 f
  U10/CO (CMPR32X2TS)                    0.4732     1.6756 f
  U9/CO (CMPR32X2TS)                     0.4732     2.1488 f
  U8/CO (CMPR32X2TS)                     0.4732     2.6220 f
  U7/CO (CMPR32X2TS)                     0.4732     3.0952 f
  U6/CO (CMPR32X2TS)                     0.4732     3.5684 f
  U5/CO (CMPR32X2TS)                     0.4732     4.0417 f
  U4/CO (CMPR32X2TS)                     0.4732     4.5149 f
  U3/CO (CMPR32X2TS)                     0.4732     4.9881 f
  U2/CO (CMPR32X2TS)                     0.4732     5.4613 f
  U1/S (CMPR32X2TS)                      0.5538     6.0151 f
  sum[11] (out)                          0.0000     6.0151 f
  data arrival time                                 6.0151

  clock clk (rise edge)                 10.0000    10.0000
  clock network delay (ideal)            0.0000    10.0000
  clock reconvergence pessimism          0.0000    10.0000
  output external delay                 -0.0500     9.9500
  data required time                                9.9500
  ---------------------------------------------------------------
  data required time                                9.9500
  data arrival time                                -6.0151
  ---------------------------------------------------------------
  slack (MET)                                       3.9349


1
****************************************
Report : Switching Activity
	
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:34:13 2023
****************************************

 Switching Activity Overview Statistics for "adder"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             49(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      25
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Combinational     24(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      24
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "adder"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             49(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      25
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Combinational     24(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      24
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
****************************************
Report : Switching Activity
	-list_not_annotated
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:34:13 2023
****************************************

 Switching Activity Overview Statistics for "adder"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             49(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      25
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Combinational     24(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      24
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "adder"
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From             From            From                                                            Not
Object Type       File (%)          SSA (%)      SSA Force (%) SSA Force (%)   SCA (%)         Clock (%)       Default (%)     Propagated(%)   Implied(%)      Annotated(%)  Total
                                                 Annotated    Implied                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             49(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      49
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      25
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Sequential        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Combinational     24(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)         0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)      24
Memory            0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
Clock Gate        0(0%)             0(0%)        0(0%)        0(0%)            0(0%)           0(0%)           0(0%)           0(0%)           0(0%)           0(0%)         0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
****************************************
Report : Time Based Power
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:34:13 2023
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           2.079e-05 7.225e-06 7.449e-10 2.802e-05 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 7.225e-06   (25.79%)
  Cell Internal Power  = 2.079e-05   (74.21%)
  Cell Leakage Power   = 7.449e-10   ( 0.00%)
                         ---------
Total Power            = 2.802e-05  (100.00%)

X Transition Power     =    0.0000
Glitching Power        =    0.0000

Peak Power             = 5.750e-04
Peak Time              =   225.100

1
****************************************
Report : Time Based Power
	-hierarchy
Design : adder
Version: P-2019.03-SP2
Date   : Sun Oct 22 14:34:13 2023
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
adder                                 2.08e-05 7.23e-06 7.45e-10  2.80e-05 100.0


                                      Peak     Peak            Glitch   X-tran
Hierarchy                             Power    Time            Power    Power
--------------------------------------------------------------------------------
adder                                 5.75e-04 225.100-225.101    0.000    0.000
1
