Warning (10268): Verilog HDL information at control_unit.v(18): always construct contains both blocking and non-blocking assignments File: /home/kaz/Documents/Quartus_Projects/control_unit.v Line: 18
