// Seed: 4003477718
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input wor id_2,
    output tri id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply0 id_6
);
  assign module_1.id_16 = 0;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd8
) (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    input supply1 id_5,
    input wire _id_6,
    input wand id_7,
    output logic id_8,
    input tri0 id_9,
    output uwire id_10,
    input uwire id_11,
    input supply1 id_12,
    output wand id_13,
    output logic id_14,
    input supply1 id_15,
    input tri1 id_16
);
  always @(posedge id_6 or posedge id_4) begin : LABEL_0
    if (1) id_8 = 1 == -1;
    else id_14 <= id_7;
  end
  module_0 modCall_1 (
      id_5,
      id_10,
      id_16,
      id_10,
      id_1,
      id_0,
      id_11
  );
  wire ["" : id_6] id_18;
endmodule
