// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.263500,HLS_SYN_LAT=115,HLS_SYN_TPT=114,HLS_SYN_MEM=102,HLS_SYN_DSP=0,HLS_SYN_FF=9331,HLS_SYN_LUT=5465,HLS_VERSION=2019_1}" *)

module myproject (
        input_1_V,
        layer6_out_0_V,
        ap_clk,
        ap_rst,
        input_1_V_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input  [911:0] input_1_V;
input  [15:0] layer6_out_0_V;
input   ap_clk;
input   ap_rst;
input   input_1_V_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    myproject_entry181_U0_ap_start;
wire    myproject_entry181_U0_start_full_n;
wire    myproject_entry181_U0_ap_done;
wire    myproject_entry181_U0_ap_continue;
wire    myproject_entry181_U0_ap_idle;
wire    myproject_entry181_U0_ap_ready;
wire    myproject_entry181_U0_start_out;
wire    myproject_entry181_U0_start_write;
wire   [911:0] myproject_entry181_U0_input_1_V_out_din;
wire    myproject_entry181_U0_input_1_V_out_write;
wire   [911:0] myproject_entry181_U0_input_1_V_out1_din;
wire    myproject_entry181_U0_input_1_V_out1_write;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read;
wire    ap_sync_continue;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read;
wire    input_1_V_c_full_n;
wire   [911:0] input_1_V_c_dout;
wire    input_1_V_c_empty_n;
wire    input_1_V_c1_full_n;
wire   [911:0] input_1_V_c1_dout;
wire    input_1_V_c1_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din;
wire    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_dout;
wire    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din;
wire    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_dout;
wire    start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_full_n;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_write;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_full_n;
wire    pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_write;

myproject_entry181 myproject_entry181_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(myproject_entry181_U0_ap_start),
    .start_full_n(myproject_entry181_U0_start_full_n),
    .ap_done(myproject_entry181_U0_ap_done),
    .ap_continue(myproject_entry181_U0_ap_continue),
    .ap_idle(myproject_entry181_U0_ap_idle),
    .ap_ready(myproject_entry181_U0_ap_ready),
    .start_out(myproject_entry181_U0_start_out),
    .start_write(myproject_entry181_U0_start_write),
    .input_1_V(input_1_V),
    .input_1_V_ap_vld(input_1_V_ap_vld),
    .input_1_V_out_din(myproject_entry181_U0_input_1_V_out_din),
    .input_1_V_out_full_n(input_1_V_c_full_n),
    .input_1_V_out_write(myproject_entry181_U0_input_1_V_out_write),
    .input_1_V_out1_din(myproject_entry181_U0_input_1_V_out1_din),
    .input_1_V_out1_full_n(input_1_V_c1_full_n),
    .input_1_V_out1_write(myproject_entry181_U0_input_1_V_out1_write)
);

pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_s pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start),
    .ap_done(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready),
    .data_V_dout(input_1_V_c_dout),
    .data_V_empty_n(input_1_V_c_empty_n),
    .data_V_read(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read)
);

pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_s pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start),
    .ap_done(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready),
    .data_V_dout(input_1_V_c1_dout),
    .data_V_empty_n(input_1_V_c1_empty_n),
    .data_V_read(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read)
);

fifo_w912_d2_A input_1_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(myproject_entry181_U0_input_1_V_out_din),
    .if_full_n(input_1_V_c_full_n),
    .if_write(myproject_entry181_U0_input_1_V_out_write),
    .if_dout(input_1_V_c_dout),
    .if_empty_n(input_1_V_c_empty_n),
    .if_read(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_data_V_read)
);

fifo_w912_d2_A input_1_V_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(myproject_entry181_U0_input_1_V_out1_din),
    .if_full_n(input_1_V_c1_full_n),
    .if_write(myproject_entry181_U0_input_1_V_out1_write),
    .if_dout(input_1_V_c1_dout),
    .if_empty_n(input_1_V_c1_empty_n),
    .if_read(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_data_V_read)
);

start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0 start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n),
    .if_write(myproject_entry181_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0 start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n),
    .if_write(myproject_entry181_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_ready)
);

assign ap_done = ap_sync_done;

assign ap_idle = (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_idle & pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_idle & myproject_entry181_U0_ap_idle);

assign ap_ready = myproject_entry181_U0_ap_ready;

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_done & pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_done);

assign ap_sync_ready = myproject_entry181_U0_ap_ready;

assign myproject_entry181_U0_ap_continue = 1'b1;

assign myproject_entry181_U0_ap_start = ap_start;

assign myproject_entry181_U0_start_full_n = (start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_full_n & start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_full_n);

assign pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_continue = ap_sync_done;

assign pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_ap_start = start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_empty_n;

assign pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_full_n = 1'b1;

assign pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_start_write = 1'b0;

assign pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_continue = ap_sync_done;

assign pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_ap_start = start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_empty_n;

assign pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_full_n = 1'b1;

assign pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_start_write = 1'b0;

assign start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config10_U0_din = 1'b1;

assign start_for_pointwise_conv_2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config9_U0_din = 1'b1;

endmodule //myproject
