INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/ECE532/Nexys-Video-HDMI/proj/vip_testing/vip_testing.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE532/Nexys-Video-HDMI/proj/vip_testing/vip_testing.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE532/Nexys-Video-HDMI/proj/vip_testing/vip_testing.ip_user_files/bd/design_1/ipshared/bea7/hdl/motion_detector_v2_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB_to_Y
INFO: [VRFC 10-311] analyzing module find_min_max
INFO: [VRFC 10-311] analyzing module abs
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-311] analyzing module post_processing
INFO: [VRFC 10-311] analyzing module count_bits
INFO: [VRFC 10-311] analyzing module motion_detector_v2_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE532/Nexys-Video-HDMI/proj/vip_testing/vip_testing.ip_user_files/bd/design_1/ipshared/bea7/hdl/motion_detector_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module motion_detector_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE532/Nexys-Video-HDMI/proj/vip_testing/vip_testing.ip_user_files/bd/design_1/ip/design_1_motion_detector_0_0/sim/design_1_motion_detector_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_motion_detector_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE532/Nexys-Video-HDMI/proj/vip_testing/vip_testing.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE532/Nexys-Video-HDMI/proj/vip_testing/vip_testing.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/ECE532/Nexys-Video-HDMI/proj/vip_testing/vip_testing.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_stimulus
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/ECE532/Nexys-Video-HDMI/proj/vip_testing/vip_testing.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
