{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466050871898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466050871905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 23:21:11 2016 " "Processing started: Wed Jun 15 23:21:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466050871905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466050871905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_practica_nios2 -c DE0_NANO_SOC_practica_nios2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_practica_nios2 -c DE0_NANO_SOC_practica_nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466050871905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1466050873606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "modules/syncro.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/modules/syncro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050889871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050889871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mono_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mono_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono_dac " "Found entity 1: mono_dac" {  } { { "modules/mono_dac.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/modules/mono_dac.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050889899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050889899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dac_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_nano " "Found entity 1: dac_nano" {  } { { "modules/dac_nano.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/modules/dac_nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050889901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050889901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/nios_practica.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/nios_practica.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica " "Found entity 1: nios_practica" {  } { { "nios_practica/synthesis/nios_practica.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050889904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050889904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_practica/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050889928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050889928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_practica/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050889949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050889949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050889968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050889968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_irq_mapper " "Found entity 1: nios_practica_irq_mapper" {  } { { "nios_practica/synthesis/submodules/nios_practica_irq_mapper.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050889986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050889986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0 " "Found entity 1: nios_practica_mm_interconnect_0" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_practica_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_practica/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_practica/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890121 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_practica_mm_interconnect_0_rsp_mux_001" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_rsp_mux " "Found entity 1: nios_practica_mm_interconnect_0_rsp_mux" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_practica_mm_interconnect_0_rsp_demux_001" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_rsp_demux " "Found entity 1: nios_practica_mm_interconnect_0_rsp_demux" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_cmd_mux_007 " "Found entity 1: nios_practica_mm_interconnect_0_cmd_mux_007" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_007.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_cmd_mux " "Found entity 1: nios_practica_mm_interconnect_0_cmd_mux" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_practica_mm_interconnect_0_cmd_demux_001" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_cmd_demux " "Found entity 1: nios_practica_mm_interconnect_0_cmd_demux" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_practica_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466050890268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_practica_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466050890268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_router_009_default_decode " "Found entity 1: nios_practica_mm_interconnect_0_router_009_default_decode" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890269 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_mm_interconnect_0_router_009 " "Found entity 2: nios_practica_mm_interconnect_0_router_009" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_practica_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466050890283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_practica_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466050890283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_practica_mm_interconnect_0_router_002_default_decode" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890284 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_mm_interconnect_0_router_002 " "Found entity 2: nios_practica_mm_interconnect_0_router_002" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_practica_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466050890304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_practica_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466050890304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_practica_mm_interconnect_0_router_001_default_decode" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890305 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_mm_interconnect_0_router_001 " "Found entity 2: nios_practica_mm_interconnect_0_router_001" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_practica_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466050890322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_practica_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_practica_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466050890322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_mm_interconnect_0_router_default_decode " "Found entity 1: nios_practica_mm_interconnect_0_router_default_decode" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890323 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_mm_interconnect_0_router " "Found entity 2: nios_practica_mm_interconnect_0_router" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_practica/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_practica/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_practica/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_practica/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_practica/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_practica/synthesis/submodules/nios_practica_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_uart_tx " "Found entity 1: nios_practica_uart_tx" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890423 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_uart_rx_stimulus_source " "Found entity 2: nios_practica_uart_rx_stimulus_source" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890423 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_practica_uart_rx " "Found entity 3: nios_practica_uart_rx" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890423 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_practica_uart_regs " "Found entity 4: nios_practica_uart_regs" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890423 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_practica_uart " "Found entity 5: nios_practica_uart" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 800 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_sys_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_sys_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_sys_clk " "Found entity 1: nios_practica_sys_clk" {  } { { "nios_practica/synthesis/submodules/nios_practica_sys_clk.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_sys_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_sw " "Found entity 1: nios_practica_sw" {  } { { "nios_practica/synthesis/submodules/nios_practica_sw.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_pll " "Found entity 1: nios_practica_pll" {  } { { "nios_practica/synthesis/submodules/nios_practica_pll.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_leds " "Found entity 1: nios_practica_leds" {  } { { "nios_practica/synthesis/submodules/nios_practica_leds.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890482 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "karplus_strong_nios.v(48) " "Verilog HDL information at karplus_strong_nios.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1466050890488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/karplus_strong_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/karplus_strong_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 karplus_strong_nios " "Found entity 1: karplus_strong_nios" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "nios_practica/synthesis/submodules/div_freq.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_jtag_uart_sim_scfifo_w " "Found entity 1: nios_practica_jtag_uart_sim_scfifo_w" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890515 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_jtag_uart_scfifo_w " "Found entity 2: nios_practica_jtag_uart_scfifo_w" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890515 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_practica_jtag_uart_sim_scfifo_r " "Found entity 3: nios_practica_jtag_uart_sim_scfifo_r" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890515 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_practica_jtag_uart_scfifo_r " "Found entity 4: nios_practica_jtag_uart_scfifo_r" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890515 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_practica_jtag_uart " "Found entity 5: nios_practica_jtag_uart" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_div_freq " "Found entity 1: nios_practica_div_freq" {  } { { "nios_practica/synthesis/submodules/nios_practica_div_freq.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_div_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu " "Found entity 1: nios_practica_cpu" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_register_bank_a_module " "Found entity 1: nios_practica_cpu_cpu_register_bank_a_module" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_practica_cpu_cpu_register_bank_b_module " "Found entity 2: nios_practica_cpu_cpu_register_bank_b_module" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_practica_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_practica_cpu_cpu_nios2_oci_debug" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_practica_cpu_cpu_nios2_oci_break " "Found entity 4: nios_practica_cpu_cpu_nios2_oci_break" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_practica_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_practica_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_practica_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_practica_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_practica_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_practica_cpu_cpu_nios2_oci_itrace" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_practica_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_practica_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_practica_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_practica_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_practica_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_practica_cpu_cpu_nios2_oci_fifo" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_practica_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_practica_cpu_cpu_nios2_oci_pib" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_practica_cpu_cpu_nios2_oci_im " "Found entity 15: nios_practica_cpu_cpu_nios2_oci_im" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_practica_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_practica_cpu_cpu_nios2_performance_monitors" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_practica_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_practica_cpu_cpu_nios2_avalon_reg" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_practica_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_practica_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_practica_cpu_cpu_nios2_ocimem " "Found entity 19: nios_practica_cpu_cpu_nios2_ocimem" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_practica_cpu_cpu_nios2_oci " "Found entity 20: nios_practica_cpu_cpu_nios2_oci" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_practica_cpu_cpu " "Found entity 21: nios_practica_cpu_cpu" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_practica_cpu_cpu_debug_slave_sysclk" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_debug_slave_tck " "Found entity 1: nios_practica_cpu_cpu_debug_slave_tck" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_tck.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_practica_cpu_cpu_debug_slave_wrapper" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_cpu_cpu_test_bench " "Found entity 1: nios_practica_cpu_cpu_test_bench" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_test_bench.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_practica/synthesis/submodules/nios_practica_ram_jesus.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_practica/synthesis/submodules/nios_practica_ram_jesus.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_practica_RAM_jesus " "Found entity 1: nios_practica_RAM_jesus" {  } { { "nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "modules/div_freq.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/modules/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_dac " "Found entity 1: pll_dac" {  } { { "pll_dac.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/pll_dac.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_dac/pll_dac_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_dac/pll_dac_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_dac_0002 " "Found entity 1: pll_dac_0002" {  } { { "pll_dac/pll_dac_0002.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/pll_dac/pll_dac_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "karplus_strong_nios.v(48) " "Verilog HDL information at karplus_strong_nios.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/karplus_strong_nios.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1466050890712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "karplus_strong_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file karplus_strong_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 karplus_strong_nios " "Found entity 1: karplus_strong_nios" {  } { { "karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/karplus_strong_nios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050890713 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_nano_soc_practica_nios2.v 1 1 " "Using design file de0_nano_soc_practica_nios2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_practica_nios2 " "Found entity 1: DE0_NANO_SOC_practica_nios2" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050890955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1466050890955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_SOC_practica_nios2 " "Elaborating entity \"DE0_NANO_SOC_practica_nios2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466050890959 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de0_nano_soc_practica_nios2.v(9) " "Output port \"ADC_CONVST\" at de0_nano_soc_practica_nios2.v(9) has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466050890960 "|DE0_NANO_SOC_practica_nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK de0_nano_soc_practica_nios2.v(10) " "Output port \"ADC_SCK\" at de0_nano_soc_practica_nios2.v(10) has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466050890960 "|DE0_NANO_SOC_practica_nios2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI de0_nano_soc_practica_nios2.v(11) " "Output port \"ADC_SDI\" at de0_nano_soc_practica_nios2.v(11) has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466050890960 "|DE0_NANO_SOC_practica_nios2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica nios_practica:u0 " "Elaborating entity \"nios_practica\" for hierarchy \"nios_practica:u0\"" {  } { { "de0_nano_soc_practica_nios2.v" "u0" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050890984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_RAM_jesus nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus " "Elaborating entity \"nios_practica_RAM_jesus\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\"" {  } { { "nios_practica/synthesis/nios_practica.v" "ram_jesus" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" "the_altsyncram" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050891267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_practica_RAM_jesus.hex " "Parameter \"init_file\" = \"nios_practica_RAM_jesus.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 55000 " "Parameter \"maximum_depth\" = \"55000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 55000 " "Parameter \"numwords_a\" = \"55000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891271 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_RAM_jesus.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466050891271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acj1 " "Found entity 1: altsyncram_acj1" {  } { { "db/altsyncram_acj1.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/altsyncram_acj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050891458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050891458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acj1 nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated " "Elaborating entity \"altsyncram_acj1\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050891458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/decode_cla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050893355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050893355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_acj1.tdf" "decode3" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/altsyncram_acj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050893355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050893502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050893502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"nios_practica:u0\|nios_practica_RAM_jesus:ram_jesus\|altsyncram:the_altsyncram\|altsyncram_acj1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_acj1.tdf" "mux2" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/altsyncram_acj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050893502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu nios_practica:u0\|nios_practica_cpu:cpu " "Elaborating entity \"nios_practica_cpu\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\"" {  } { { "nios_practica/synthesis/nios_practica.v" "cpu" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050893793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu " "Elaborating entity \"nios_practica_cpu_cpu\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu.v" "cpu" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050893820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_test_bench nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_test_bench:the_nios_practica_cpu_cpu_test_bench " "Elaborating entity \"nios_practica_cpu_cpu_test_bench\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_test_bench:the_nios_practica_cpu_cpu_test_bench\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_test_bench" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050893978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_register_bank_a_module nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a " "Elaborating entity \"nios_practica_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "nios_practica_cpu_cpu_register_bank_a" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_altsyncram" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050894069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894071 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466050894071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050894136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050894136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_a_module:nios_practica_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_register_bank_b_module nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_b_module:nios_practica_cpu_cpu_register_bank_b " "Elaborating entity \"nios_practica_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_register_bank_b_module:nios_practica_cpu_cpu_register_bank_b\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "nios_practica_cpu_cpu_register_bank_b" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_debug nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_debug" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050894353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_debug:the_nios_practica_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894353 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466050894353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_break nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_break:the_nios_practica_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_break:the_nios_practica_cpu_cpu_nios2_oci_break\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_break" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_xbrk nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_xbrk:the_nios_practica_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_xbrk:the_nios_practica_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_xbrk" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_dbrk nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dbrk:the_nios_practica_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dbrk:the_nios_practica_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_dbrk" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_itrace nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_itrace:the_nios_practica_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_itrace:the_nios_practica_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_itrace" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_dtrace nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dtrace:the_nios_practica_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dtrace:the_nios_practica_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_dtrace" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_td_mode nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dtrace:the_nios_practica_cpu_cpu_nios2_oci_dtrace\|nios_practica_cpu_cpu_nios2_oci_td_mode:nios_practica_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_dtrace:the_nios_practica_cpu_cpu_nios2_oci_dtrace\|nios_practica_cpu_cpu_nios2_oci_td_mode:nios_practica_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "nios_practica_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_fifo nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_fifo" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_fifo:the_nios_practica_cpu_cpu_nios2_oci_fifo\|nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_pib nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_pib:the_nios_practica_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_pib:the_nios_practica_cpu_cpu_nios2_oci_pib\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_pib" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_oci_im nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_im:the_nios_practica_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_practica_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_oci_im:the_nios_practica_cpu_cpu_nios2_oci_im\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_oci_im" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_avalon_reg nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_avalon_reg:the_nios_practica_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_practica_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_avalon_reg:the_nios_practica_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_avalon_reg" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_nios2_ocimem nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_practica_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_nios2_ocimem" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_ociram_sp_ram_module nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_practica_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "nios_practica_cpu_cpu_ociram_sp_ram" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_altsyncram" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050894800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894802 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466050894802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050894862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050894862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_nios2_ocimem:the_nios_practica_cpu_cpu_nios2_ocimem\|nios_practica_cpu_cpu_ociram_sp_ram_module:nios_practica_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_debug_slave_wrapper nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_practica_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" "the_nios_practica_cpu_cpu_debug_slave_wrapper" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_debug_slave_tck nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|nios_practica_cpu_cpu_debug_slave_tck:the_nios_practica_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_practica_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|nios_practica_cpu_cpu_debug_slave_tck:the_nios_practica_cpu_cpu_debug_slave_tck\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "the_nios_practica_cpu_cpu_debug_slave_tck" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_cpu_cpu_debug_slave_sysclk nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|nios_practica_cpu_cpu_debug_slave_sysclk:the_nios_practica_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_practica_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|nios_practica_cpu_cpu_debug_slave_sysclk:the_nios_practica_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "the_nios_practica_cpu_cpu_debug_slave_sysclk" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050894971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "nios_practica_cpu_cpu_debug_slave_phy" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050895081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895083 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466050895083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050895118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_practica:u0\|nios_practica_cpu:cpu\|nios_practica_cpu_cpu:cpu\|nios_practica_cpu_cpu_nios2_oci:the_nios_practica_cpu_cpu_nios2_oci\|nios_practica_cpu_cpu_debug_slave_wrapper:the_nios_practica_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_practica_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_div_freq nios_practica:u0\|nios_practica_div_freq:div_freq " "Elaborating entity \"nios_practica_div_freq\" for hierarchy \"nios_practica:u0\|nios_practica_div_freq:div_freq\"" {  } { { "nios_practica/synthesis/nios_practica.v" "div_freq" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_jtag_uart nios_practica:u0\|nios_practica_jtag_uart:jtag_uart " "Elaborating entity \"nios_practica_jtag_uart\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\"" {  } { { "nios_practica/synthesis/nios_practica.v" "jtag_uart" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_jtag_uart_scfifo_w nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w " "Elaborating entity \"nios_practica_jtag_uart_scfifo_w\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "the_nios_practica_jtag_uart_scfifo_w" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "wfifo" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050896494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896495 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466050896495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050896568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050896568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050896615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050896615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050896669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050896669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050896782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050896782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050896895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050896895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050896993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050896993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050896994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050897074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050897074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_w:the_nios_practica_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_jtag_uart_scfifo_r nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_r:the_nios_practica_jtag_uart_scfifo_r " "Elaborating entity \"nios_practica_jtag_uart_scfifo_r\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|nios_practica_jtag_uart_scfifo_r:the_nios_practica_jtag_uart_scfifo_r\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "the_nios_practica_jtag_uart_scfifo_r" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "nios_practica_jtag_uart_alt_jtag_atlantic" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050897256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897257 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466050897257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897363 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_practica:u0\|nios_practica_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_practica_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karplus_strong_nios nios_practica:u0\|karplus_strong_nios:karplus_strong_0 " "Elaborating entity \"karplus_strong_nios\" for hierarchy \"nios_practica:u0\|karplus_strong_nios:karplus_strong_0\"" {  } { { "nios_practica/synthesis/nios_practica.v" "karplus_strong_0" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050897384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 karplus_strong_nios.v(26) " "Verilog HDL assignment warning at karplus_strong_nios.v(26): truncated value with size 64 to match size of target (32)" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466050897428 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "irq karplus_strong_nios.v(9) " "Output port \"irq\" at karplus_strong_nios.v(9) has no driver" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466050900240 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|div_freq:div_freq_inst " "Elaborating entity \"div_freq\" for hierarchy \"nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|div_freq:div_freq_inst\"" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "div_freq_inst" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050900671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_leds nios_practica:u0\|nios_practica_leds:leds " "Elaborating entity \"nios_practica_leds\" for hierarchy \"nios_practica:u0\|nios_practica_leds:leds\"" {  } { { "nios_practica/synthesis/nios_practica.v" "leds" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050900811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_pll nios_practica:u0\|nios_practica_pll:pll " "Elaborating entity \"nios_practica_pll\" for hierarchy \"nios_practica:u0\|nios_practica_pll:pll\"" {  } { { "nios_practica/synthesis/nios_practica.v" "pll" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050900862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_pll.v" "altera_pll_i" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050900959 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1466050900980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_pll.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050901000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901009 ""}  } { { "nios_practica/synthesis/submodules/nios_practica_pll.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466050901009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_sw nios_practica:u0\|nios_practica_sw:sw " "Elaborating entity \"nios_practica_sw\" for hierarchy \"nios_practica:u0\|nios_practica_sw:sw\"" {  } { { "nios_practica/synthesis/nios_practica.v" "sw" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_sys_clk nios_practica:u0\|nios_practica_sys_clk:sys_clk " "Elaborating entity \"nios_practica_sys_clk\" for hierarchy \"nios_practica:u0\|nios_practica_sys_clk:sys_clk\"" {  } { { "nios_practica/synthesis/nios_practica.v" "sys_clk" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart nios_practica:u0\|nios_practica_uart:uart " "Elaborating entity \"nios_practica_uart\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\"" {  } { { "nios_practica/synthesis/nios_practica.v" "uart" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart_tx nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_tx:the_nios_practica_uart_tx " "Elaborating entity \"nios_practica_uart_tx\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_tx:the_nios_practica_uart_tx\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "the_nios_practica_uart_tx" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart_rx nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_rx:the_nios_practica_uart_rx " "Elaborating entity \"nios_practica_uart_rx\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_rx:the_nios_practica_uart_rx\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "the_nios_practica_uart_rx" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart_rx_stimulus_source nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_rx:the_nios_practica_uart_rx\|nios_practica_uart_rx_stimulus_source:the_nios_practica_uart_rx_stimulus_source " "Elaborating entity \"nios_practica_uart_rx_stimulus_source\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_rx:the_nios_practica_uart_rx\|nios_practica_uart_rx_stimulus_source:the_nios_practica_uart_rx_stimulus_source\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "the_nios_practica_uart_rx_stimulus_source" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_uart_regs nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_regs:the_nios_practica_uart_regs " "Elaborating entity \"nios_practica_uart_regs\" for hierarchy \"nios_practica:u0\|nios_practica_uart:uart\|nios_practica_uart_regs:the_nios_practica_uart_regs\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "the_nios_practica_uart_regs" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_practica_mm_interconnect_0\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_practica/synthesis/nios_practica.v" "mm_interconnect_0" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050901970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:karplus_strong_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:karplus_strong_0_avalon_slave_0_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "karplus_strong_0_avalon_slave_0_translator" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_jesus_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_jesus_s1_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "ram_jesus_s1_translator" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "sw_s1_translator" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "uart_s1_translator" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_s1_translator\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "sys_clk_s1_translator" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:karplus_strong_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:karplus_strong_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "karplus_strong_0_avalon_slave_0_agent_rdata_fifo" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router:router " "Elaborating entity \"nios_practica_mm_interconnect_0_router\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router:router\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "router" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_default_decode nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router:router\|nios_practica_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_practica_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router:router\|nios_practica_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_001 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_practica_mm_interconnect_0_router_001\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "router_001" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_001_default_decode nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_001:router_001\|nios_practica_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_practica_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_001:router_001\|nios_practica_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_002 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_practica_mm_interconnect_0_router_002\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "router_002" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_002_default_decode nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_002:router_002\|nios_practica_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_practica_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_002:router_002\|nios_practica_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_009 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"nios_practica_mm_interconnect_0_router_009\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_009:router_009\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "router_009" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050902953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_router_009_default_decode nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_009:router_009\|nios_practica_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"nios_practica_mm_interconnect_0_router_009_default_decode\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_router_009:router_009\|nios_practica_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_cmd_demux nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_practica_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cmd_demux" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_cmd_demux_001 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_practica_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_cmd_mux nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_practica_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cmd_mux" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_cmd_mux_007 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"nios_practica_mm_interconnect_0_cmd_mux_007\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "cmd_mux_007" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 4986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_rsp_demux nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_practica_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "rsp_demux" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 5111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_rsp_demux_001 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_practica_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 5128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_rsp_mux nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_practica_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "rsp_mux" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 5439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_rsp_mux_001 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_practica_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "crosser" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 5496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_avalon_st_adapter nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_practica_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0.v" 6171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_practica:u0\|nios_practica_mm_interconnect_0:mm_interconnect_0\|nios_practica_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_practica_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_practica_irq_mapper nios_practica:u0\|nios_practica_irq_mapper:irq_mapper " "Elaborating entity \"nios_practica_irq_mapper\" for hierarchy \"nios_practica:u0\|nios_practica_irq_mapper:irq_mapper\"" {  } { { "nios_practica/synthesis/nios_practica.v" "irq_mapper" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "nios_practica/synthesis/nios_practica.v" "irq_synchronizer" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050903996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050904012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904012 ""}  } { { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466050904012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios_practica:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_practica:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_practica/synthesis/nios_practica.v" "rst_controller" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_practica:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_practica/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_practica:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_practica/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_practica:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_practica/synthesis/nios_practica.v" "rst_controller_001" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_practica:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_practica:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "nios_practica/synthesis/nios_practica.v" "rst_controller_002" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/nios_practica.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_nano dac_nano:dac_nano_inst " "Elaborating entity \"dac_nano\" for hierarchy \"dac_nano:dac_nano_inst\"" {  } { { "de0_nano_soc_practica_nios2.v" "dac_nano_inst" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466050904177 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1466050908712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.15.23:21:55 Progress: Loading sldda532b42/alt_sld_fab_wrapper_hw.tcl " "2016.06.15.23:21:55 Progress: Loading sldda532b42/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1466050915349 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1466050918422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1466050918722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1466050920698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1466050920720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1466050920746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1466050920802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1466050920836 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1466050920844 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1466050921564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldda532b42/alt_sld_fab.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/ip/sldda532b42/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050921708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050921708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050921755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050921755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050921757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050921757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050921768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050921768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050921813 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050921813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050921813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/db/ip/sldda532b42/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466050921829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466050921829 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "nios_practica:u0\|karplus_strong_nios:karplus_strong_5\|clock " "Found clock multiplexer nios_practica:u0\|karplus_strong_nios:karplus_strong_5\|clock" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1466050925872 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_5|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "nios_practica:u0\|karplus_strong_nios:karplus_strong_4\|clock " "Found clock multiplexer nios_practica:u0\|karplus_strong_nios:karplus_strong_4\|clock" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1466050925872 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_4|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "nios_practica:u0\|karplus_strong_nios:karplus_strong_3\|clock " "Found clock multiplexer nios_practica:u0\|karplus_strong_nios:karplus_strong_3\|clock" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1466050925872 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_3|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "nios_practica:u0\|karplus_strong_nios:karplus_strong_2\|clock " "Found clock multiplexer nios_practica:u0\|karplus_strong_nios:karplus_strong_2\|clock" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1466050925872 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_2|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "nios_practica:u0\|karplus_strong_nios:karplus_strong_1\|clock " "Found clock multiplexer nios_practica:u0\|karplus_strong_nios:karplus_strong_1\|clock" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1466050925872 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_1|clock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|clock " "Found clock multiplexer nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|clock" {  } { { "nios_practica/synthesis/submodules/karplus_strong_nios.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/karplus_strong_nios.v" 38 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1466050925872 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_0|clock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1466050925872 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac " "Ignored assignments for entity \"pll_dac\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933577 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933577 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1466050933577 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac_0002 " "Ignored assignments for entity \"pll_dac_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933578 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 0 1466050933578 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 0 1466050933578 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac " "Ignored assignments for entity \"pll_dac\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933662 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933662 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1466050933662 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac_0002 " "Ignored assignments for entity \"pll_dac_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 1 1466050933663 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 1 1466050933663 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1466050934597 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 1 1466050939625 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 1 1466050939625 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050939625 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 1 1466050939625 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_practica/synthesis/submodules/nios_practica_uart.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/nios_practica/synthesis/submodules/nios_practica_uart.v" 685 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 1 1466050939628 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 1 1466050939628 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1466050941120 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1466050941120 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1466050941160 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 1 1466050941160 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050941933 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050941933 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1466050941933 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466050941934 "|DE0_NANO_SOC_practica_nios2|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466050941934 "|DE0_NANO_SOC_practica_nios2|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466050941934 "|DE0_NANO_SOC_practica_nios2|ADC_SDI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1466050941934 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050942883 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "195 " "195 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1466050947666 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac " "Ignored assignments for entity \"pll_dac\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone V\\\}\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone V\" -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948345 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac -sip pll_dac.sip -library lib_pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948345 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1466050948345 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_dac_0002 " "Ignored assignments for entity \"pll_dac_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948346 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_dac_0002 -qip pll_dac.qip -library pll_dac was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1466050948346 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1466050948346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/DE0_NANO_SOC_practica_nios2.map.smsg " "Generated suppressed messages file D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/DE0_NANO_SOC_practica_nios2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1466050948828 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466050952351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050952351 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1466050953420 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1466050953420 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050954236 "|DE0_NANO_SOC_practica_nios2|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050954236 "|DE0_NANO_SOC_practica_nios2|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050954236 "|DE0_NANO_SOC_practica_nios2|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050954236 "|DE0_NANO_SOC_practica_nios2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_nano_soc_practica_nios2.v" "" { Text "D:/Material_FPGAs/nios2/karplus_strong_nios2_custom_hardware/de0_nano_soc_practica_nios2.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466050954236 "|DE0_NANO_SOC_practica_nios2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1466050954236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16106 " "Implemented 16106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466050954288 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466050954288 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1466050954288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15671 " "Implemented 15671 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466050954288 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1466050954288 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1466050954288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466050954288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466050954519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 23:22:34 2016 " "Processing ended: Wed Jun 15 23:22:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466050954519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466050954519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466050954519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466050954519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466050957822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466050957830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 23:22:37 2016 " "Processing started: Wed Jun 15 23:22:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466050957830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466050957830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_practica_nios2 -c DE0_NANO_SOC_practica_nios2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_practica_nios2 -c DE0_NANO_SOC_practica_nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466050957831 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1466050957988 ""}
{ "Info" "0" "" "Project  = DE0_NANO_SOC_practica_nios2" {  } {  } 0 0 "Project  = DE0_NANO_SOC_practica_nios2" 0 0 "Fitter" 0 0 1466050957989 ""}
{ "Info" "0" "" "Revision = DE0_NANO_SOC_practica_nios2" {  } {  } 0 0 "Revision = DE0_NANO_SOC_practica_nios2" 0 0 "Fitter" 0 0 1466050957989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1466050958413 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO_SOC_practica_nios2 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"DE0_NANO_SOC_practica_nios2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466050958564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466050958618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466050958618 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1466050958729 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1466050958729 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1466050958764 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466050959364 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466050959388 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1466050960525 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1466050961058 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1466050970043 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1958 global CLKCTRL_G5 " "nios_practica:u0\|nios_practica_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1958 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1466050970612 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1466050970612 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|clock~CLKENA0 7575 global CLKCTRL_G3 " "nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|clock~CLKENA0 with 7575 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1466050970612 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1466050970612 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 1858 global CLKCTRL_G7 " "FPGA_CLK1_50~inputCLKENA0 with 1858 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1466050970612 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1466050970612 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466050971144 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1466050973458 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1466050973458 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_practica/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_practica/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1466050973604 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_practica/synthesis/submodules/nios_practica_cpu_cpu.sdc " "Reading SDC File: 'nios_practica/synthesis/submodules/nios_practica_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1466050973644 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_practica_nios2.SDC " "Reading SDC File: 'DE0_NANO_SOC_practica_nios2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1466050973651 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1466050973653 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973656 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973656 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1466050973656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1466050973656 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_practica:u0\|karplus_strong_nios:karplus_strong_5\|div_freq:div_freq_inst\|toggle " "Node: nios_practica:u0\|karplus_strong_nios:karplus_strong_5\|div_freq:div_freq_inst\|toggle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_5\|div_freq_in\[29\] nios_practica:u0\|karplus_strong_nios:karplus_strong_5\|div_freq:div_freq_inst\|toggle " "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_5\|div_freq_in\[29\] is being clocked by nios_practica:u0\|karplus_strong_nios:karplus_strong_5\|div_freq:div_freq_inst\|toggle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1466050973723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466050973723 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_5|div_freq:div_freq_inst|toggle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_practica:u0\|karplus_strong_nios:karplus_strong_1\|div_freq:div_freq_inst\|toggle " "Node: nios_practica:u0\|karplus_strong_nios:karplus_strong_1\|div_freq:div_freq_inst\|toggle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_1\|sel_nota\[9\] nios_practica:u0\|karplus_strong_nios:karplus_strong_1\|div_freq:div_freq_inst\|toggle " "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_1\|sel_nota\[9\] is being clocked by nios_practica:u0\|karplus_strong_nios:karplus_strong_1\|div_freq:div_freq_inst\|toggle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1466050973723 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466050973723 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_1|div_freq:div_freq_inst|toggle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_practica:u0\|karplus_strong_nios:karplus_strong_4\|div_freq:div_freq_inst\|toggle " "Node: nios_practica:u0\|karplus_strong_nios:karplus_strong_4\|div_freq:div_freq_inst\|toggle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_4\|div_freq_in\[30\] nios_practica:u0\|karplus_strong_nios:karplus_strong_4\|div_freq:div_freq_inst\|toggle " "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_4\|div_freq_in\[30\] is being clocked by nios_practica:u0\|karplus_strong_nios:karplus_strong_4\|div_freq:div_freq_inst\|toggle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1466050973724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466050973724 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_4|div_freq:div_freq_inst|toggle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_practica:u0\|karplus_strong_nios:karplus_strong_2\|div_freq:div_freq_inst\|toggle " "Node: nios_practica:u0\|karplus_strong_nios:karplus_strong_2\|div_freq:div_freq_inst\|toggle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_2\|div_freq_in\[16\] nios_practica:u0\|karplus_strong_nios:karplus_strong_2\|div_freq:div_freq_inst\|toggle " "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_2\|div_freq_in\[16\] is being clocked by nios_practica:u0\|karplus_strong_nios:karplus_strong_2\|div_freq:div_freq_inst\|toggle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1466050973724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466050973724 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_2|div_freq:div_freq_inst|toggle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_practica:u0\|karplus_strong_nios:karplus_strong_3\|div_freq:div_freq_inst\|toggle " "Node: nios_practica:u0\|karplus_strong_nios:karplus_strong_3\|div_freq:div_freq_inst\|toggle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_3\|div_freq_in\[26\] nios_practica:u0\|karplus_strong_nios:karplus_strong_3\|div_freq:div_freq_inst\|toggle " "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_3\|div_freq_in\[26\] is being clocked by nios_practica:u0\|karplus_strong_nios:karplus_strong_3\|div_freq:div_freq_inst\|toggle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1466050973724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466050973724 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_3|div_freq:div_freq_inst|toggle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|div_freq:div_freq_inst\|toggle " "Node: nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|div_freq:div_freq_inst\|toggle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|div_freq_in\[22\] nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|div_freq:div_freq_inst\|toggle " "Register nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|div_freq_in\[22\] is being clocked by nios_practica:u0\|karplus_strong_nios:karplus_strong_0\|div_freq:div_freq_inst\|toggle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1466050973724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1466050973724 "|DE0_NANO_SOC_practica_nios2|nios_practica:u0|karplus_strong_nios:karplus_strong_0|div_freq:div_freq_inst|toggle"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1466050973746 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1466050973746 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1466050973990 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1466050974020 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466050974022 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466050974022 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466050974022 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466050974022 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466050974022 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466050974022 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466050974022 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.666 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1466050974022 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1466050974022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1466050974512 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466050974551 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466050974697 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1466050974777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1466050974777 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466050974817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1466050976734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1466050976779 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466050976779 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466050978072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466050984576 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1466050987768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466051024496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466051046337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466051059147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:35 " "Fitter placement operations ending: elapsed time is 00:00:35" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466051059147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466051064004 ""}
