{
	"author": ["Shihheng Tsai", "Chung-Yang Huang"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2009",
	"dblpkey": "conf/dac/TsaiH09",
	"doi": "10.1145/1629911.1629921",
	"ee": "http://doi.acm.org/10.1145/1629911.1629921",
	"pages": "25-30",
	"publisher": "ACM",
	"stemmed": ["a", "fals", "path", "awar", "formal", "static", "time", "analyz", "consid", "simultan", "input", "transit"],
	"title": "A false-path aware formal static timing analyzer considering simultaneous input transitions",
	"type": "inproceedings",
	"year": 2009
}