#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fc1540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fc16d0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1fb9500 .functor NOT 1, L_0x1ff1180, C4<0>, C4<0>, C4<0>;
L_0x1ff0ee0 .functor XOR 1, L_0x1ff0d80, L_0x1ff0e40, C4<0>, C4<0>;
L_0x1ff1070 .functor XOR 1, L_0x1ff0ee0, L_0x1ff0fa0, C4<0>, C4<0>;
v0x1fee340_0 .net *"_ivl_10", 0 0, L_0x1ff0fa0;  1 drivers
v0x1fee440_0 .net *"_ivl_12", 0 0, L_0x1ff1070;  1 drivers
v0x1fee520_0 .net *"_ivl_2", 0 0, L_0x1ff0ce0;  1 drivers
v0x1fee5e0_0 .net *"_ivl_4", 0 0, L_0x1ff0d80;  1 drivers
v0x1fee6c0_0 .net *"_ivl_6", 0 0, L_0x1ff0e40;  1 drivers
v0x1fee7f0_0 .net *"_ivl_8", 0 0, L_0x1ff0ee0;  1 drivers
v0x1fee8d0_0 .var "clk", 0 0;
v0x1fee970_0 .net "f_dut", 0 0, L_0x1ff0b80;  1 drivers
v0x1feea10_0 .net "f_ref", 0 0, L_0x1fefb80;  1 drivers
v0x1feeb40_0 .var/2u "stats1", 159 0;
v0x1feebe0_0 .var/2u "strobe", 0 0;
v0x1feec80_0 .net "tb_match", 0 0, L_0x1ff1180;  1 drivers
v0x1feed40_0 .net "tb_mismatch", 0 0, L_0x1fb9500;  1 drivers
v0x1feee00_0 .net "wavedrom_enable", 0 0, v0x1fecbd0_0;  1 drivers
v0x1feeea0_0 .net "wavedrom_title", 511 0, v0x1fecc90_0;  1 drivers
v0x1feef70_0 .net "x1", 0 0, v0x1fecd50_0;  1 drivers
v0x1fef010_0 .net "x2", 0 0, v0x1fecdf0_0;  1 drivers
v0x1fef1c0_0 .net "x3", 0 0, v0x1fecee0_0;  1 drivers
L_0x1ff0ce0 .concat [ 1 0 0 0], L_0x1fefb80;
L_0x1ff0d80 .concat [ 1 0 0 0], L_0x1fefb80;
L_0x1ff0e40 .concat [ 1 0 0 0], L_0x1ff0b80;
L_0x1ff0fa0 .concat [ 1 0 0 0], L_0x1fefb80;
L_0x1ff1180 .cmp/eeq 1, L_0x1ff0ce0, L_0x1ff1070;
S_0x1fc1860 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1fc16d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1fade70 .functor NOT 1, v0x1fecee0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc1f80 .functor AND 1, L_0x1fade70, v0x1fecdf0_0, C4<1>, C4<1>;
L_0x1fb9570 .functor NOT 1, v0x1fecd50_0, C4<0>, C4<0>, C4<0>;
L_0x1fef460 .functor AND 1, L_0x1fc1f80, L_0x1fb9570, C4<1>, C4<1>;
L_0x1fef530 .functor NOT 1, v0x1fecee0_0, C4<0>, C4<0>, C4<0>;
L_0x1fef5a0 .functor AND 1, L_0x1fef530, v0x1fecdf0_0, C4<1>, C4<1>;
L_0x1fef650 .functor AND 1, L_0x1fef5a0, v0x1fecd50_0, C4<1>, C4<1>;
L_0x1fef710 .functor OR 1, L_0x1fef460, L_0x1fef650, C4<0>, C4<0>;
L_0x1fef870 .functor NOT 1, v0x1fecdf0_0, C4<0>, C4<0>, C4<0>;
L_0x1fef8e0 .functor AND 1, v0x1fecee0_0, L_0x1fef870, C4<1>, C4<1>;
L_0x1fefa00 .functor AND 1, L_0x1fef8e0, v0x1fecd50_0, C4<1>, C4<1>;
L_0x1fefa70 .functor OR 1, L_0x1fef710, L_0x1fefa00, C4<0>, C4<0>;
L_0x1fefbf0 .functor AND 1, v0x1fecee0_0, v0x1fecdf0_0, C4<1>, C4<1>;
L_0x1fefc60 .functor AND 1, L_0x1fefbf0, v0x1fecd50_0, C4<1>, C4<1>;
L_0x1fefb80 .functor OR 1, L_0x1fefa70, L_0x1fefc60, C4<0>, C4<0>;
v0x1fb9770_0 .net *"_ivl_0", 0 0, L_0x1fade70;  1 drivers
v0x1fb9810_0 .net *"_ivl_10", 0 0, L_0x1fef5a0;  1 drivers
v0x1fadee0_0 .net *"_ivl_12", 0 0, L_0x1fef650;  1 drivers
v0x1feb530_0 .net *"_ivl_14", 0 0, L_0x1fef710;  1 drivers
v0x1feb610_0 .net *"_ivl_16", 0 0, L_0x1fef870;  1 drivers
v0x1feb740_0 .net *"_ivl_18", 0 0, L_0x1fef8e0;  1 drivers
v0x1feb820_0 .net *"_ivl_2", 0 0, L_0x1fc1f80;  1 drivers
v0x1feb900_0 .net *"_ivl_20", 0 0, L_0x1fefa00;  1 drivers
v0x1feb9e0_0 .net *"_ivl_22", 0 0, L_0x1fefa70;  1 drivers
v0x1febb50_0 .net *"_ivl_24", 0 0, L_0x1fefbf0;  1 drivers
v0x1febc30_0 .net *"_ivl_26", 0 0, L_0x1fefc60;  1 drivers
v0x1febd10_0 .net *"_ivl_4", 0 0, L_0x1fb9570;  1 drivers
v0x1febdf0_0 .net *"_ivl_6", 0 0, L_0x1fef460;  1 drivers
v0x1febed0_0 .net *"_ivl_8", 0 0, L_0x1fef530;  1 drivers
v0x1febfb0_0 .net "f", 0 0, L_0x1fefb80;  alias, 1 drivers
v0x1fec070_0 .net "x1", 0 0, v0x1fecd50_0;  alias, 1 drivers
v0x1fec130_0 .net "x2", 0 0, v0x1fecdf0_0;  alias, 1 drivers
v0x1fec1f0_0 .net "x3", 0 0, v0x1fecee0_0;  alias, 1 drivers
S_0x1fec330 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1fc16d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1fecb10_0 .net "clk", 0 0, v0x1fee8d0_0;  1 drivers
v0x1fecbd0_0 .var "wavedrom_enable", 0 0;
v0x1fecc90_0 .var "wavedrom_title", 511 0;
v0x1fecd50_0 .var "x1", 0 0;
v0x1fecdf0_0 .var "x2", 0 0;
v0x1fecee0_0 .var "x3", 0 0;
E_0x1fbc390/0 .event negedge, v0x1fecb10_0;
E_0x1fbc390/1 .event posedge, v0x1fecb10_0;
E_0x1fbc390 .event/or E_0x1fbc390/0, E_0x1fbc390/1;
E_0x1fbc150 .event negedge, v0x1fecb10_0;
E_0x1fa79f0 .event posedge, v0x1fecb10_0;
S_0x1fec610 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1fec330;
 .timescale -12 -12;
v0x1fec810_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fec910 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1fec330;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fecfe0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1fc16d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1fefe90 .functor NOT 1, v0x1fecee0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff0010 .functor AND 1, v0x1fecdf0_0, L_0x1fefe90, C4<1>, C4<1>;
L_0x1ff0200 .functor AND 1, v0x1fecd50_0, v0x1fecdf0_0, C4<1>, C4<1>;
L_0x1ff0380 .functor NOT 1, v0x1fecee0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff0420 .functor AND 1, L_0x1ff0200, L_0x1ff0380, C4<1>, C4<1>;
L_0x1ff0530 .functor OR 1, L_0x1ff0010, L_0x1ff0420, C4<0>, C4<0>;
L_0x1ff0680 .functor NOT 1, v0x1fecdf0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff06f0 .functor AND 1, v0x1fecd50_0, L_0x1ff0680, C4<1>, C4<1>;
L_0x1ff0800 .functor AND 1, L_0x1ff06f0, v0x1fecee0_0, C4<1>, C4<1>;
L_0x1ff08c0 .functor OR 1, L_0x1ff0530, L_0x1ff0800, C4<0>, C4<0>;
L_0x1ff0a30 .functor AND 1, v0x1fecd50_0, v0x1fecdf0_0, C4<1>, C4<1>;
L_0x1ff0aa0 .functor AND 1, L_0x1ff0a30, v0x1fecee0_0, C4<1>, C4<1>;
L_0x1ff0b80 .functor OR 1, L_0x1ff08c0, L_0x1ff0aa0, C4<0>, C4<0>;
v0x1fed1f0_0 .net *"_ivl_0", 0 0, L_0x1fefe90;  1 drivers
v0x1fed2d0_0 .net *"_ivl_10", 0 0, L_0x1ff0530;  1 drivers
v0x1fed3b0_0 .net *"_ivl_12", 0 0, L_0x1ff0680;  1 drivers
v0x1fed4a0_0 .net *"_ivl_14", 0 0, L_0x1ff06f0;  1 drivers
v0x1fed580_0 .net *"_ivl_16", 0 0, L_0x1ff0800;  1 drivers
v0x1fed6b0_0 .net *"_ivl_18", 0 0, L_0x1ff08c0;  1 drivers
v0x1fed790_0 .net *"_ivl_2", 0 0, L_0x1ff0010;  1 drivers
v0x1fed870_0 .net *"_ivl_20", 0 0, L_0x1ff0a30;  1 drivers
v0x1fed950_0 .net *"_ivl_22", 0 0, L_0x1ff0aa0;  1 drivers
v0x1fedac0_0 .net *"_ivl_4", 0 0, L_0x1ff0200;  1 drivers
v0x1fedba0_0 .net *"_ivl_6", 0 0, L_0x1ff0380;  1 drivers
v0x1fedc80_0 .net *"_ivl_8", 0 0, L_0x1ff0420;  1 drivers
v0x1fedd60_0 .net "f", 0 0, L_0x1ff0b80;  alias, 1 drivers
v0x1fede20_0 .net "x1", 0 0, v0x1fecd50_0;  alias, 1 drivers
v0x1fedec0_0 .net "x2", 0 0, v0x1fecdf0_0;  alias, 1 drivers
v0x1fedfb0_0 .net "x3", 0 0, v0x1fecee0_0;  alias, 1 drivers
S_0x1fee120 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1fc16d0;
 .timescale -12 -12;
E_0x1fbc5e0 .event anyedge, v0x1feebe0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1feebe0_0;
    %nor/r;
    %assign/vec4 v0x1feebe0_0, 0;
    %wait E_0x1fbc5e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fec330;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fecd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecdf0_0, 0;
    %assign/vec4 v0x1fecee0_0, 0;
    %wait E_0x1fbc150;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fa79f0;
    %load/vec4 v0x1fecee0_0;
    %load/vec4 v0x1fecdf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1fecd50_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fecd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecdf0_0, 0;
    %assign/vec4 v0x1fecee0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1fbc150;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fec910;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbc390;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1fecd50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fecdf0_0, 0;
    %assign/vec4 v0x1fecee0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1fc16d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fee8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1feebe0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fc16d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fee8d0_0;
    %inv;
    %store/vec4 v0x1fee8d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fc16d0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fecb10_0, v0x1feed40_0, v0x1fef1c0_0, v0x1fef010_0, v0x1feef70_0, v0x1feea10_0, v0x1fee970_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fc16d0;
T_7 ;
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fc16d0;
T_8 ;
    %wait E_0x1fbc390;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1feeb40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feeb40_0, 4, 32;
    %load/vec4 v0x1feec80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feeb40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1feeb40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feeb40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1feea10_0;
    %load/vec4 v0x1feea10_0;
    %load/vec4 v0x1fee970_0;
    %xor;
    %load/vec4 v0x1feea10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feeb40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1feeb40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1feeb40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/truthtable1/iter4/response4/top_module.sv";
