Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_012.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3193799 heartbeat IPC: 3.13107 cumulative IPC: 3.13107 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6390742 heartbeat IPC: 3.12799 cumulative IPC: 3.12953 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9588893 heartbeat IPC: 3.12681 cumulative IPC: 3.12862 (Simulation time: 0 hr 8 min 10 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12792901 heartbeat IPC: 3.12109 cumulative IPC: 3.12673 (Simulation time: 0 hr 10 min 50 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15989749 heartbeat IPC: 3.12808 cumulative IPC: 3.127 (Simulation time: 0 hr 13 min 27 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15989749 (Simulation time: 0 hr 13 min 27 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23109526 heartbeat IPC: 1.40454 cumulative IPC: 1.40454 (Simulation time: 0 hr 15 min 51 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 30259627 heartbeat IPC: 1.39858 cumulative IPC: 1.40155 (Simulation time: 0 hr 18 min 10 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37398547 heartbeat IPC: 1.40077 cumulative IPC: 1.40129 (Simulation time: 0 hr 20 min 32 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 44834664 heartbeat IPC: 1.34479 cumulative IPC: 1.38673 (Simulation time: 0 hr 22 min 42 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 52095151 heartbeat IPC: 1.37732 cumulative IPC: 1.38483 (Simulation time: 0 hr 24 min 38 sec) 
Finished CPU 0 instructions: 50000001 cycles: 36105403 cumulative IPC: 1.38483 (Simulation time: 0 hr 24 min 38 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38483 instructions: 50000001 cycles: 36105403
L1D TOTAL     ACCESS:   17322423  HIT:   16279654  MISS:    1042769
L1D LOAD      ACCESS:    6301980  HIT:    5814583  MISS:     487397
L1D RFO       ACCESS:    4960738  HIT:    4878979  MISS:      81759
L1D PREFETCH  ACCESS:    6059705  HIT:    5586092  MISS:     473613
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6335876  ISSUED:    6236613  USEFUL:     133086  USELESS:     340548
L1D AVERAGE MISS LATENCY: 40.4862 cycles
L1I TOTAL     ACCESS:   17888116  HIT:   15742905  MISS:    2145211
L1I LOAD      ACCESS:    8752917  HIT:    8659822  MISS:      93095
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    9135199  HIT:    7083083  MISS:    2052116
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10444522  ISSUED:    9603897  USEFUL:    1396622  USELESS:     655560
L1I AVERAGE MISS LATENCY: 28.9119 cycles
L2C TOTAL     ACCESS:    4173625  HIT:    2873723  MISS:    1299902
L2C LOAD      ACCESS:     517902  HIT:     244824  MISS:     273078
L2C RFO       ACCESS:      80659  HIT:      30689  MISS:      49970
L2C PREFETCH  ACCESS:    3299604  HIT:    2324598  MISS:     975006
L2C WRITEBACK ACCESS:     275460  HIT:     273612  MISS:       1848
L2C PREFETCH  REQUESTED:    3031133  ISSUED:    3027668  USEFUL:      29266  USELESS:     945784
L2C AVERAGE MISS LATENCY: 44.5721 cycles
LLC TOTAL     ACCESS:    2411464  HIT:    2267317  MISS:     144147
LLC LOAD      ACCESS:     272983  HIT:     254291  MISS:      18692
LLC RFO       ACCESS:      49963  HIT:      40428  MISS:       9535
LLC PREFETCH  ACCESS:    1917638  HIT:    1801967  MISS:     115671
LLC WRITEBACK ACCESS:     170880  HIT:     170631  MISS:        249
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      10952  USELESS:     104947
LLC AVERAGE MISS LATENCY: 173.826 cycles
Major fault: 0 Minor fault: 5610
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      22511  ROW_BUFFER_MISS:     121374
 DBUS_CONGESTED:      60462
 WQ ROW_BUFFER_HIT:      11052  ROW_BUFFER_MISS:      47430  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4607% MPKI: 1.00288 Average ROB Occupancy at Mispredict: 124.542

Branch types
NOT_BRANCH: 40701162 81.4023%
BRANCH_DIRECT_JUMP: 469810 0.93962%
BRANCH_INDIRECT: 153732 0.307464%
BRANCH_CONDITIONAL: 6944092 13.8882%
BRANCH_DIRECT_CALL: 679880 1.35976%
BRANCH_INDIRECT_CALL: 168745 0.33749%
BRANCH_RETURN: 882493 1.76499%
BRANCH_OTHER: 0 0%

