{"Source Block": ["hdl/library/common/ad_mmcm_drp.v@127:193@HdlStmIf", "  end\n\n  // instantiations\n\n  generate\n  if (MMCM_DEVICE_TYPE == MMCM_DEVICE_VIRTEX6) begin\n  MMCM_ADV #(\n    .BANDWIDTH (\"OPTIMIZED\"),\n    .CLKOUT4_CASCADE (\"FALSE\"),\n    .CLOCK_HOLD (\"FALSE\"),\n    .COMPENSATION (\"ZHOLD\"),\n    .STARTUP_WAIT (\"FALSE\"),\n    .DIVCLK_DIVIDE (MMCM_VCO_DIV),\n    .CLKFBOUT_MULT_F (MMCM_VCO_MUL),\n    .CLKFBOUT_PHASE (0.000),\n    .CLKFBOUT_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT0_DIVIDE_F (MMCM_CLK0_DIV),\n    .CLKOUT0_PHASE (0.000),\n    .CLKOUT0_DUTY_CYCLE (0.500),\n    .CLKOUT0_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT1_DIVIDE (MMCM_CLK1_DIV),\n    .CLKOUT1_PHASE (0.000),\n    .CLKOUT1_DUTY_CYCLE (0.500),\n    .CLKOUT1_USE_FINE_PS (\"FALSE\"),\n    .CLKIN1_PERIOD (MMCM_CLKIN_PERIOD),\n    .CLKIN2_PERIOD (MMCM_CLKIN2_PERIOD),\n    .REF_JITTER1 (0.010))\n  i_mmcm (\n    .CLKIN1 (clk),\n    .CLKFBIN (bufg_fb_clk_s),\n    .CLKFBOUT (mmcm_fb_clk_s),\n    .CLKOUT0 (mmcm_clk_0_s),\n    .CLKOUT1 (mmcm_clk_1_s),\n    .LOCKED (mmcm_locked_s),\n    .DCLK (up_clk),\n    .DEN (up_drp_sel),\n    .DADDR (up_drp_addr[6:0]),\n    .DWE (up_drp_wr),\n    .DI (up_drp_wdata),\n    .DO (up_drp_rdata_s),\n    .DRDY (up_drp_ready_s),\n    .CLKFBOUTB (),\n    .CLKOUT0B (),\n    .CLKOUT1B (),\n    .CLKOUT2 (),\n    .CLKOUT2B (),\n    .CLKOUT3 (),\n    .CLKOUT3B (),\n    .CLKOUT4 (),\n    .CLKOUT5 (),\n    .CLKOUT6 (),\n    .CLKIN2 (clk2),\n    .CLKINSEL (1'b1),\n    .PSCLK (1'b0),\n    .PSEN (1'b0),\n    .PSINCDEC (1'b0),\n    .PSDONE (),\n    .CLKINSTOPPED (),\n    .CLKFBSTOPPED (),\n    .PWRDWN (1'b0),\n    .RST (mmcm_rst));\n  end\n\n  if (MMCM_DEVICE_TYPE == MMCM_DEVICE_7SERIES) begin\n  MMCME2_ADV #(\n    .BANDWIDTH (\"OPTIMIZED\"),\n    .CLKOUT4_CASCADE (\"FALSE\"),\n"], "Clone Blocks": [["hdl/library/common/ad_mmcm_drp.v@185:250", "    .CLKFBSTOPPED (),\n    .PWRDWN (1'b0),\n    .RST (mmcm_rst));\n  end\n\n  if (MMCM_DEVICE_TYPE == MMCM_DEVICE_7SERIES) begin\n  MMCME2_ADV #(\n    .BANDWIDTH (\"OPTIMIZED\"),\n    .CLKOUT4_CASCADE (\"FALSE\"),\n    .COMPENSATION (\"ZHOLD\"),\n    .STARTUP_WAIT (\"FALSE\"),\n    .DIVCLK_DIVIDE (MMCM_VCO_DIV),\n    .CLKFBOUT_MULT_F (MMCM_VCO_MUL),\n    .CLKFBOUT_PHASE (0.000),\n    .CLKFBOUT_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT0_DIVIDE_F (MMCM_CLK0_DIV),\n    .CLKOUT0_PHASE (0.000),\n    .CLKOUT0_DUTY_CYCLE (0.500),\n    .CLKOUT0_USE_FINE_PS (\"FALSE\"),\n    .CLKOUT1_DIVIDE (MMCM_CLK1_DIV),\n    .CLKOUT1_PHASE (0.000),\n    .CLKOUT1_DUTY_CYCLE (0.500),\n    .CLKOUT1_USE_FINE_PS (\"FALSE\"),\n    .CLKIN1_PERIOD (MMCM_CLKIN_PERIOD),\n    .CLKIN2_PERIOD (MMCM_CLKIN2_PERIOD),\n    .REF_JITTER1 (0.010))\n  i_mmcm (\n    .CLKIN1 (clk),\n    .CLKFBIN (bufg_fb_clk_s),\n    .CLKFBOUT (mmcm_fb_clk_s),\n    .CLKOUT0 (mmcm_clk_0_s),\n    .CLKOUT1 (mmcm_clk_1_s),\n    .LOCKED (mmcm_locked_s),\n    .DCLK (up_clk),\n    .DEN (up_drp_sel),\n    .DADDR (up_drp_addr[6:0]),\n    .DWE (up_drp_wr),\n    .DI (up_drp_wdata),\n    .DO (up_drp_rdata_s),\n    .DRDY (up_drp_ready_s),\n    .CLKFBOUTB (),\n    .CLKOUT0B (),\n    .CLKOUT1B (),\n    .CLKOUT2 (),\n    .CLKOUT2B (),\n    .CLKOUT3 (),\n    .CLKOUT3B (),\n    .CLKOUT4 (),\n    .CLKOUT5 (),\n    .CLKOUT6 (),\n    .CLKIN2 (clk2),\n    .CLKINSEL (1'b1),\n    .PSCLK (1'b0),\n    .PSEN (1'b0),\n    .PSINCDEC (1'b0),\n    .PSDONE (),\n    .CLKINSTOPPED (),\n    .CLKFBSTOPPED (),\n    .PWRDWN (1'b0),\n    .RST (mmcm_rst));\n  end\n  endgenerate\n\n  BUFG i_fb_clk_bufg  (.I (mmcm_fb_clk_s),  .O (bufg_fb_clk_s));\n  BUFG i_clk_0_bufg   (.I (mmcm_clk_0_s),   .O (mmcm_clk_0)); \n  BUFG i_clk_1_bufg   (.I (mmcm_clk_1_s),   .O (mmcm_clk_1));\n"]], "Diff Content": {"Delete": [[179, "    .CLKINSEL (1'b1),\n"]], "Add": [[179, "    .CLKINSEL (clk_sel),\n"]]}}