$date
	Sun Oct 27 22:16:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ripple_carry_adder_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 4 ' Sum [3:0] $end
$var wire 1 " Cout $end
$var wire 1 ( C3 $end
$var wire 1 ) C2 $end
$var wire 1 * C1 $end
$scope module U1 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Cin $end
$var wire 1 . S $end
$var wire 1 * Cout $end
$upscope $end
$scope module U2 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 * Cin $end
$var wire 1 1 S $end
$var wire 1 ) Cout $end
$upscope $end
$scope module U3 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 ) Cin $end
$var wire 1 4 S $end
$var wire 1 ( Cout $end
$upscope $end
$scope module U4 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 ( Cin $end
$var wire 1 7 S $end
$var wire 1 " Cout $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10000
17
1(
1)
1*
01
b1000 !
b1000 '
04
1,
10
1+
12
b11 $
b11 &
b101 #
b101 %
#20000
14
b1110 !
b1110 '
11
1"
13
16
1/
15
b1111 $
b1111 &
b1111 #
b1111 %
#30000
