0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-4/2-4.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-4/Lab2_111062109_Multiplier_4bit.v,1696836202,verilog,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-4/Lab2_111062109_Multiplier_4bit_t.v,,AND;Adder_4bit;Full_Adder;Half_Adder;Majority;Multiplier_4bit;Multiplier_4x1bit;OR;XOR,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-4/Lab2_111062109_Multiplier_4bit_t.v,1696836202,verilog,,,,Multiplier_4bit_t,,,,,,,,
