INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/lab 10/project_1/project_1.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yixin/Desktop/DL202010_Yi/lab 10/project_1/project_1.srcs/sim_1/new/counter_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
