
NUCLEO-G474RET6-Inverter_Pinout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c53c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800c720  0800c720  0001c720  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cba8  0800cba8  00020298  2**0
                  CONTENTS
  4 .ARM          00000008  0800cba8  0800cba8  0001cba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbb0  0800cbb0  00020298  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbb0  0800cbb0  0001cbb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbb4  0800cbb4  0001cbb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000298  20000000  0800cbb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005dc  20000298  0800ce50  00020298  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000874  0800ce50  00020874  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020298  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b441  00000000  00000000  0002030b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037bf  00000000  00000000  0003b74c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001638  00000000  00000000  0003ef10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001128  00000000  00000000  00040548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a55a  00000000  00000000  00041670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bcd8  00000000  00000000  0006bbca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011470b  00000000  00000000  000878a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007048  00000000  00000000  0019bfb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  001a2ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000298 	.word	0x20000298
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c704 	.word	0x0800c704

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000029c 	.word	0x2000029c
 800021c:	0800c704 	.word	0x0800c704

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b970 	b.w	8000f10 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9e08      	ldr	r6, [sp, #32]
 8000c4e:	460d      	mov	r5, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	460f      	mov	r7, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4694      	mov	ip, r2
 8000c5c:	d965      	bls.n	8000d2a <__udivmoddi4+0xe2>
 8000c5e:	fab2 f382 	clz	r3, r2
 8000c62:	b143      	cbz	r3, 8000c76 <__udivmoddi4+0x2e>
 8000c64:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c68:	f1c3 0220 	rsb	r2, r3, #32
 8000c6c:	409f      	lsls	r7, r3
 8000c6e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c72:	4317      	orrs	r7, r2
 8000c74:	409c      	lsls	r4, r3
 8000c76:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c7a:	fa1f f58c 	uxth.w	r5, ip
 8000c7e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c82:	0c22      	lsrs	r2, r4, #16
 8000c84:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c88:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c8c:	fb01 f005 	mul.w	r0, r1, r5
 8000c90:	4290      	cmp	r0, r2
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c94:	eb1c 0202 	adds.w	r2, ip, r2
 8000c98:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c9c:	f080 811c 	bcs.w	8000ed8 <__udivmoddi4+0x290>
 8000ca0:	4290      	cmp	r0, r2
 8000ca2:	f240 8119 	bls.w	8000ed8 <__udivmoddi4+0x290>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	4462      	add	r2, ip
 8000caa:	1a12      	subs	r2, r2, r0
 8000cac:	b2a4      	uxth	r4, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cba:	fb00 f505 	mul.w	r5, r0, r5
 8000cbe:	42a5      	cmp	r5, r4
 8000cc0:	d90a      	bls.n	8000cd8 <__udivmoddi4+0x90>
 8000cc2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cca:	f080 8107 	bcs.w	8000edc <__udivmoddi4+0x294>
 8000cce:	42a5      	cmp	r5, r4
 8000cd0:	f240 8104 	bls.w	8000edc <__udivmoddi4+0x294>
 8000cd4:	4464      	add	r4, ip
 8000cd6:	3802      	subs	r0, #2
 8000cd8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cdc:	1b64      	subs	r4, r4, r5
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11e      	cbz	r6, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40dc      	lsrs	r4, r3
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0xbc>
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	f000 80ed 	beq.w	8000ed2 <__udivmoddi4+0x28a>
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cfe:	4608      	mov	r0, r1
 8000d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d04:	fab3 f183 	clz	r1, r3
 8000d08:	2900      	cmp	r1, #0
 8000d0a:	d149      	bne.n	8000da0 <__udivmoddi4+0x158>
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	d302      	bcc.n	8000d16 <__udivmoddi4+0xce>
 8000d10:	4282      	cmp	r2, r0
 8000d12:	f200 80f8 	bhi.w	8000f06 <__udivmoddi4+0x2be>
 8000d16:	1a84      	subs	r4, r0, r2
 8000d18:	eb65 0203 	sbc.w	r2, r5, r3
 8000d1c:	2001      	movs	r0, #1
 8000d1e:	4617      	mov	r7, r2
 8000d20:	2e00      	cmp	r6, #0
 8000d22:	d0e2      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	e9c6 4700 	strd	r4, r7, [r6]
 8000d28:	e7df      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d2a:	b902      	cbnz	r2, 8000d2e <__udivmoddi4+0xe6>
 8000d2c:	deff      	udf	#255	; 0xff
 8000d2e:	fab2 f382 	clz	r3, r2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f040 8090 	bne.w	8000e58 <__udivmoddi4+0x210>
 8000d38:	1a8a      	subs	r2, r1, r2
 8000d3a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d3e:	fa1f fe8c 	uxth.w	lr, ip
 8000d42:	2101      	movs	r1, #1
 8000d44:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d48:	fb07 2015 	mls	r0, r7, r5, r2
 8000d4c:	0c22      	lsrs	r2, r4, #16
 8000d4e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d52:	fb0e f005 	mul.w	r0, lr, r5
 8000d56:	4290      	cmp	r0, r2
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x124>
 8000d5a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d5e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x122>
 8000d64:	4290      	cmp	r0, r2
 8000d66:	f200 80cb 	bhi.w	8000f00 <__udivmoddi4+0x2b8>
 8000d6a:	4645      	mov	r5, r8
 8000d6c:	1a12      	subs	r2, r2, r0
 8000d6e:	b2a4      	uxth	r4, r4
 8000d70:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d74:	fb07 2210 	mls	r2, r7, r0, r2
 8000d78:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d80:	45a6      	cmp	lr, r4
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x14e>
 8000d84:	eb1c 0404 	adds.w	r4, ip, r4
 8000d88:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x14c>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f200 80bb 	bhi.w	8000f0a <__udivmoddi4+0x2c2>
 8000d94:	4610      	mov	r0, r2
 8000d96:	eba4 040e 	sub.w	r4, r4, lr
 8000d9a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d9e:	e79f      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000da0:	f1c1 0720 	rsb	r7, r1, #32
 8000da4:	408b      	lsls	r3, r1
 8000da6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000daa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dae:	fa05 f401 	lsl.w	r4, r5, r1
 8000db2:	fa20 f307 	lsr.w	r3, r0, r7
 8000db6:	40fd      	lsrs	r5, r7
 8000db8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dbc:	4323      	orrs	r3, r4
 8000dbe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dc2:	fa1f fe8c 	uxth.w	lr, ip
 8000dc6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dca:	0c1c      	lsrs	r4, r3, #16
 8000dcc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dd0:	fb08 f50e 	mul.w	r5, r8, lr
 8000dd4:	42a5      	cmp	r5, r4
 8000dd6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dda:	fa00 f001 	lsl.w	r0, r0, r1
 8000dde:	d90b      	bls.n	8000df8 <__udivmoddi4+0x1b0>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000de8:	f080 8088 	bcs.w	8000efc <__udivmoddi4+0x2b4>
 8000dec:	42a5      	cmp	r5, r4
 8000dee:	f240 8085 	bls.w	8000efc <__udivmoddi4+0x2b4>
 8000df2:	f1a8 0802 	sub.w	r8, r8, #2
 8000df6:	4464      	add	r4, ip
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	b29d      	uxth	r5, r3
 8000dfc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e00:	fb09 4413 	mls	r4, r9, r3, r4
 8000e04:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e08:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	d908      	bls.n	8000e22 <__udivmoddi4+0x1da>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e18:	d26c      	bcs.n	8000ef4 <__udivmoddi4+0x2ac>
 8000e1a:	45a6      	cmp	lr, r4
 8000e1c:	d96a      	bls.n	8000ef4 <__udivmoddi4+0x2ac>
 8000e1e:	3b02      	subs	r3, #2
 8000e20:	4464      	add	r4, ip
 8000e22:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e26:	fba3 9502 	umull	r9, r5, r3, r2
 8000e2a:	eba4 040e 	sub.w	r4, r4, lr
 8000e2e:	42ac      	cmp	r4, r5
 8000e30:	46c8      	mov	r8, r9
 8000e32:	46ae      	mov	lr, r5
 8000e34:	d356      	bcc.n	8000ee4 <__udivmoddi4+0x29c>
 8000e36:	d053      	beq.n	8000ee0 <__udivmoddi4+0x298>
 8000e38:	b156      	cbz	r6, 8000e50 <__udivmoddi4+0x208>
 8000e3a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e3e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e42:	fa04 f707 	lsl.w	r7, r4, r7
 8000e46:	40ca      	lsrs	r2, r1
 8000e48:	40cc      	lsrs	r4, r1
 8000e4a:	4317      	orrs	r7, r2
 8000e4c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e50:	4618      	mov	r0, r3
 8000e52:	2100      	movs	r1, #0
 8000e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e58:	f1c3 0120 	rsb	r1, r3, #32
 8000e5c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e60:	fa20 f201 	lsr.w	r2, r0, r1
 8000e64:	fa25 f101 	lsr.w	r1, r5, r1
 8000e68:	409d      	lsls	r5, r3
 8000e6a:	432a      	orrs	r2, r5
 8000e6c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1510 	mls	r5, r7, r0, r1
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e82:	fb00 f50e 	mul.w	r5, r0, lr
 8000e86:	428d      	cmp	r5, r1
 8000e88:	fa04 f403 	lsl.w	r4, r4, r3
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x258>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e96:	d22f      	bcs.n	8000ef8 <__udivmoddi4+0x2b0>
 8000e98:	428d      	cmp	r5, r1
 8000e9a:	d92d      	bls.n	8000ef8 <__udivmoddi4+0x2b0>
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1b49      	subs	r1, r1, r5
 8000ea2:	b292      	uxth	r2, r2
 8000ea4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ea8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	fb05 f10e 	mul.w	r1, r5, lr
 8000eb4:	4291      	cmp	r1, r2
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x282>
 8000eb8:	eb1c 0202 	adds.w	r2, ip, r2
 8000ebc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ec0:	d216      	bcs.n	8000ef0 <__udivmoddi4+0x2a8>
 8000ec2:	4291      	cmp	r1, r2
 8000ec4:	d914      	bls.n	8000ef0 <__udivmoddi4+0x2a8>
 8000ec6:	3d02      	subs	r5, #2
 8000ec8:	4462      	add	r2, ip
 8000eca:	1a52      	subs	r2, r2, r1
 8000ecc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ed0:	e738      	b.n	8000d44 <__udivmoddi4+0xfc>
 8000ed2:	4631      	mov	r1, r6
 8000ed4:	4630      	mov	r0, r6
 8000ed6:	e708      	b.n	8000cea <__udivmoddi4+0xa2>
 8000ed8:	4639      	mov	r1, r7
 8000eda:	e6e6      	b.n	8000caa <__udivmoddi4+0x62>
 8000edc:	4610      	mov	r0, r2
 8000ede:	e6fb      	b.n	8000cd8 <__udivmoddi4+0x90>
 8000ee0:	4548      	cmp	r0, r9
 8000ee2:	d2a9      	bcs.n	8000e38 <__udivmoddi4+0x1f0>
 8000ee4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ee8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eec:	3b01      	subs	r3, #1
 8000eee:	e7a3      	b.n	8000e38 <__udivmoddi4+0x1f0>
 8000ef0:	4645      	mov	r5, r8
 8000ef2:	e7ea      	b.n	8000eca <__udivmoddi4+0x282>
 8000ef4:	462b      	mov	r3, r5
 8000ef6:	e794      	b.n	8000e22 <__udivmoddi4+0x1da>
 8000ef8:	4640      	mov	r0, r8
 8000efa:	e7d1      	b.n	8000ea0 <__udivmoddi4+0x258>
 8000efc:	46d0      	mov	r8, sl
 8000efe:	e77b      	b.n	8000df8 <__udivmoddi4+0x1b0>
 8000f00:	3d02      	subs	r5, #2
 8000f02:	4462      	add	r2, ip
 8000f04:	e732      	b.n	8000d6c <__udivmoddi4+0x124>
 8000f06:	4608      	mov	r0, r1
 8000f08:	e70a      	b.n	8000d20 <__udivmoddi4+0xd8>
 8000f0a:	4464      	add	r4, ip
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	e742      	b.n	8000d96 <__udivmoddi4+0x14e>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08c      	sub	sp, #48	; 0x30
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	2220      	movs	r2, #32
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f009 fa96 	bl	800a45e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f32:	4b33      	ldr	r3, [pc, #204]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f34:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000f38:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f3a:	4b31      	ldr	r3, [pc, #196]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f3c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000f40:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f42:	4b2f      	ldr	r3, [pc, #188]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f48:	4b2d      	ldr	r3, [pc, #180]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000f4e:	4b2c      	ldr	r3, [pc, #176]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f54:	4b2a      	ldr	r3, [pc, #168]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f5a:	4b29      	ldr	r3, [pc, #164]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f5c:	2204      	movs	r2, #4
 8000f5e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f60:	4b27      	ldr	r3, [pc, #156]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f66:	4b26      	ldr	r3, [pc, #152]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000f6c:	4b24      	ldr	r3, [pc, #144]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f72:	4b23      	ldr	r3, [pc, #140]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000f7a:	4b21      	ldr	r3, [pc, #132]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f7c:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8000f80:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f82:	4b1f      	ldr	r3, [pc, #124]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f88:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f8a:	4b1d      	ldr	r3, [pc, #116]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f92:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000f98:	4b19      	ldr	r3, [pc, #100]	; (8001000 <MX_ADC1_Init+0xec>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fa0:	4817      	ldr	r0, [pc, #92]	; (8001000 <MX_ADC1_Init+0xec>)
 8000fa2:	f001 fe0b 	bl	8002bbc <HAL_ADC_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000fac:	f000 fbd6 	bl	800175c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4811      	ldr	r0, [pc, #68]	; (8001000 <MX_ADC1_Init+0xec>)
 8000fbc:	f002 fef2 	bl	8003da4 <HAL_ADCEx_MultiModeConfigChannel>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000fc6:	f000 fbc9 	bl	800175c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000fca:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <MX_ADC1_Init+0xf0>)
 8000fcc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fce:	2306      	movs	r3, #6
 8000fd0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fd6:	237f      	movs	r3, #127	; 0x7f
 8000fd8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fda:	2304      	movs	r3, #4
 8000fdc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe2:	1d3b      	adds	r3, r7, #4
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4806      	ldr	r0, [pc, #24]	; (8001000 <MX_ADC1_Init+0xec>)
 8000fe8:	f002 f892 	bl	8003110 <HAL_ADC_ConfigChannel>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000ff2:	f000 fbb3 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ff6:	bf00      	nop
 8000ff8:	3730      	adds	r7, #48	; 0x30
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200002b4 	.word	0x200002b4
 8001004:	08600004 	.word	0x08600004

08001008 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800100e:	463b      	mov	r3, r7
 8001010:	2220      	movs	r2, #32
 8001012:	2100      	movs	r1, #0
 8001014:	4618      	mov	r0, r3
 8001016:	f009 fa22 	bl	800a45e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800101a:	4b2c      	ldr	r3, [pc, #176]	; (80010cc <MX_ADC2_Init+0xc4>)
 800101c:	4a2c      	ldr	r2, [pc, #176]	; (80010d0 <MX_ADC2_Init+0xc8>)
 800101e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001020:	4b2a      	ldr	r3, [pc, #168]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001022:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001026:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001028:	4b28      	ldr	r3, [pc, #160]	; (80010cc <MX_ADC2_Init+0xc4>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102e:	4b27      	ldr	r3, [pc, #156]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001034:	4b25      	ldr	r3, [pc, #148]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800103a:	4b24      	ldr	r3, [pc, #144]	; (80010cc <MX_ADC2_Init+0xc4>)
 800103c:	2200      	movs	r2, #0
 800103e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001040:	4b22      	ldr	r3, [pc, #136]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001042:	2204      	movs	r2, #4
 8001044:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001046:	4b21      	ldr	r3, [pc, #132]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001048:	2200      	movs	r2, #0
 800104a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800104c:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <MX_ADC2_Init+0xc4>)
 800104e:	2200      	movs	r2, #0
 8001050:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001052:	4b1e      	ldr	r3, [pc, #120]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001054:	2201      	movs	r2, #1
 8001056:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001058:	4b1c      	ldr	r3, [pc, #112]	; (80010cc <MX_ADC2_Init+0xc4>)
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8001060:	4b1a      	ldr	r3, [pc, #104]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001062:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8001066:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001068:	4b18      	ldr	r3, [pc, #96]	; (80010cc <MX_ADC2_Init+0xc4>)
 800106a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800106e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001070:	4b16      	ldr	r3, [pc, #88]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001072:	2201      	movs	r2, #1
 8001074:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001078:	4b14      	ldr	r3, [pc, #80]	; (80010cc <MX_ADC2_Init+0xc4>)
 800107a:	2200      	movs	r2, #0
 800107c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800107e:	4b13      	ldr	r3, [pc, #76]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001080:	2200      	movs	r2, #0
 8001082:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001086:	4811      	ldr	r0, [pc, #68]	; (80010cc <MX_ADC2_Init+0xc4>)
 8001088:	f001 fd98 	bl	8002bbc <HAL_ADC_Init>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001092:	f000 fb63 	bl	800175c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001096:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <MX_ADC2_Init+0xcc>)
 8001098:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800109a:	2306      	movs	r3, #6
 800109c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 800109e:	2302      	movs	r3, #2
 80010a0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010a2:	237f      	movs	r3, #127	; 0x7f
 80010a4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010a6:	2304      	movs	r3, #4
 80010a8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010ae:	463b      	mov	r3, r7
 80010b0:	4619      	mov	r1, r3
 80010b2:	4806      	ldr	r0, [pc, #24]	; (80010cc <MX_ADC2_Init+0xc4>)
 80010b4:	f002 f82c 	bl	8003110 <HAL_ADC_ConfigChannel>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80010be:	f000 fb4d 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010c2:	bf00      	nop
 80010c4:	3720      	adds	r7, #32
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000320 	.word	0x20000320
 80010d0:	50000100 	.word	0x50000100
 80010d4:	32601000 	.word	0x32601000

080010d8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b0a4      	sub	sp, #144	; 0x90
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010f4:	2254      	movs	r2, #84	; 0x54
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f009 f9b0 	bl	800a45e <memset>
  if(adcHandle->Instance==ADC1)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001106:	f040 80a0 	bne.w	800124a <HAL_ADC_MspInit+0x172>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800110a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001110:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001114:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001116:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800111a:	4618      	mov	r0, r3
 800111c:	f004 fb34 	bl	8005788 <HAL_RCCEx_PeriphCLKConfig>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001126:	f000 fb19 	bl	800175c <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800112a:	4b9c      	ldr	r3, [pc, #624]	; (800139c <HAL_ADC_MspInit+0x2c4>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	3301      	adds	r3, #1
 8001130:	4a9a      	ldr	r2, [pc, #616]	; (800139c <HAL_ADC_MspInit+0x2c4>)
 8001132:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001134:	4b99      	ldr	r3, [pc, #612]	; (800139c <HAL_ADC_MspInit+0x2c4>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d10b      	bne.n	8001154 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800113c:	4b98      	ldr	r3, [pc, #608]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 800113e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001140:	4a97      	ldr	r2, [pc, #604]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 8001142:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001146:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001148:	4b95      	ldr	r3, [pc, #596]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 800114a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001150:	627b      	str	r3, [r7, #36]	; 0x24
 8001152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001154:	4b92      	ldr	r3, [pc, #584]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 8001156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001158:	4a91      	ldr	r2, [pc, #580]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 800115a:	f043 0304 	orr.w	r3, r3, #4
 800115e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001160:	4b8f      	ldr	r3, [pc, #572]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 8001162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001164:	f003 0304 	and.w	r3, r3, #4
 8001168:	623b      	str	r3, [r7, #32]
 800116a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116c:	4b8c      	ldr	r3, [pc, #560]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 800116e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001170:	4a8b      	ldr	r2, [pc, #556]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 8001172:	f043 0301 	orr.w	r3, r3, #1
 8001176:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001178:	4b89      	ldr	r3, [pc, #548]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 800117a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117c:	f003 0301 	and.w	r3, r3, #1
 8001180:	61fb      	str	r3, [r7, #28]
 8001182:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001184:	4b86      	ldr	r3, [pc, #536]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 8001186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001188:	4a85      	ldr	r2, [pc, #532]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 800118a:	f043 0302 	orr.w	r3, r3, #2
 800118e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001190:	4b83      	ldr	r3, [pc, #524]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 8001192:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001194:	f003 0302 	and.w	r3, r3, #2
 8001198:	61bb      	str	r3, [r7, #24]
 800119a:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> ADC1_IN8
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = Bus_Imes_Pin;
 800119c:	2304      	movs	r3, #4
 800119e:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a0:	2303      	movs	r3, #3
 80011a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(Bus_Imes_GPIO_Port, &GPIO_InitStruct);
 80011ac:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80011b0:	4619      	mov	r1, r3
 80011b2:	487c      	ldr	r0, [pc, #496]	; (80013a4 <HAL_ADC_MspInit+0x2cc>)
 80011b4:	f003 fb10 	bl	80047d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_Imes_Pin;
 80011b8:	2302      	movs	r3, #2
 80011ba:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011bc:	2303      	movs	r3, #3
 80011be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c2:	2300      	movs	r3, #0
 80011c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(U_Imes_GPIO_Port, &GPIO_InitStruct);
 80011c8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80011cc:	4619      	mov	r1, r3
 80011ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011d2:	f003 fb01 	bl	80047d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80011d6:	2303      	movs	r3, #3
 80011d8:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011da:	2303      	movs	r3, #3
 80011dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011e6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80011ea:	4619      	mov	r1, r3
 80011ec:	486e      	ldr	r0, [pc, #440]	; (80013a8 <HAL_ADC_MspInit+0x2d0>)
 80011ee:	f003 faf3 	bl	80047d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 80011f2:	4b6e      	ldr	r3, [pc, #440]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 80011f4:	4a6e      	ldr	r2, [pc, #440]	; (80013b0 <HAL_ADC_MspInit+0x2d8>)
 80011f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80011f8:	4b6c      	ldr	r3, [pc, #432]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 80011fa:	2205      	movs	r2, #5
 80011fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011fe:	4b6b      	ldr	r3, [pc, #428]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 8001200:	2200      	movs	r2, #0
 8001202:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001204:	4b69      	ldr	r3, [pc, #420]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 8001206:	2200      	movs	r2, #0
 8001208:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800120a:	4b68      	ldr	r3, [pc, #416]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 800120c:	2280      	movs	r2, #128	; 0x80
 800120e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001210:	4b66      	ldr	r3, [pc, #408]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 8001212:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001216:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001218:	4b64      	ldr	r3, [pc, #400]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 800121a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800121e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001220:	4b62      	ldr	r3, [pc, #392]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 8001222:	2220      	movs	r2, #32
 8001224:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001226:	4b61      	ldr	r3, [pc, #388]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 8001228:	2200      	movs	r2, #0
 800122a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800122c:	485f      	ldr	r0, [pc, #380]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 800122e:	f002 ffa1 	bl	8004174 <HAL_DMA_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <HAL_ADC_MspInit+0x164>
    {
      Error_Handler();
 8001238:	f000 fa90 	bl	800175c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4a5b      	ldr	r2, [pc, #364]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 8001240:	655a      	str	r2, [r3, #84]	; 0x54
 8001242:	4a5a      	ldr	r2, [pc, #360]	; (80013ac <HAL_ADC_MspInit+0x2d4>)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001248:	e0a4      	b.n	8001394 <HAL_ADC_MspInit+0x2bc>
  else if(adcHandle->Instance==ADC2)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a59      	ldr	r2, [pc, #356]	; (80013b4 <HAL_ADC_MspInit+0x2dc>)
 8001250:	4293      	cmp	r3, r2
 8001252:	f040 809f 	bne.w	8001394 <HAL_ADC_MspInit+0x2bc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800125a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800125c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001260:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001262:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001266:	4618      	mov	r0, r3
 8001268:	f004 fa8e 	bl	8005788 <HAL_RCCEx_PeriphCLKConfig>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <HAL_ADC_MspInit+0x19e>
      Error_Handler();
 8001272:	f000 fa73 	bl	800175c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001276:	4b49      	ldr	r3, [pc, #292]	; (800139c <HAL_ADC_MspInit+0x2c4>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	3301      	adds	r3, #1
 800127c:	4a47      	ldr	r2, [pc, #284]	; (800139c <HAL_ADC_MspInit+0x2c4>)
 800127e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001280:	4b46      	ldr	r3, [pc, #280]	; (800139c <HAL_ADC_MspInit+0x2c4>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d10b      	bne.n	80012a0 <HAL_ADC_MspInit+0x1c8>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001288:	4b45      	ldr	r3, [pc, #276]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 800128a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128c:	4a44      	ldr	r2, [pc, #272]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 800128e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001292:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001294:	4b42      	ldr	r3, [pc, #264]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 8001296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001298:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012a0:	4b3f      	ldr	r3, [pc, #252]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 80012a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a4:	4a3e      	ldr	r2, [pc, #248]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 80012a6:	f043 0304 	orr.w	r3, r3, #4
 80012aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ac:	4b3c      	ldr	r3, [pc, #240]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 80012ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b0:	f003 0304 	and.w	r3, r3, #4
 80012b4:	613b      	str	r3, [r7, #16]
 80012b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b8:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 80012ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012bc:	4a38      	ldr	r2, [pc, #224]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 80012be:	f043 0301 	orr.w	r3, r3, #1
 80012c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012c4:	4b36      	ldr	r3, [pc, #216]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 80012c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d0:	4b33      	ldr	r3, [pc, #204]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 80012d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012d4:	4a32      	ldr	r2, [pc, #200]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 80012d6:	f043 0302 	orr.w	r3, r3, #2
 80012da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012dc:	4b30      	ldr	r3, [pc, #192]	; (80013a0 <HAL_ADC_MspInit+0x2c8>)
 80012de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = U_VPh_Pin|W_VPh_Pin|V_VPh_Pin;
 80012e8:	230b      	movs	r3, #11
 80012ea:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ec:	2303      	movs	r3, #3
 80012ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80012fc:	4619      	mov	r1, r3
 80012fe:	4829      	ldr	r0, [pc, #164]	; (80013a4 <HAL_ADC_MspInit+0x2cc>)
 8001300:	f003 fa6a 	bl	80047d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Bus_V_Pin;
 8001304:	2301      	movs	r3, #1
 8001306:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001308:	2303      	movs	r3, #3
 800130a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(Bus_V_GPIO_Port, &GPIO_InitStruct);
 8001314:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001318:	4619      	mov	r1, r3
 800131a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800131e:	f003 fa5b 	bl	80047d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = V_Imes_Pin;
 8001322:	2304      	movs	r3, #4
 8001324:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001326:	2303      	movs	r3, #3
 8001328:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(V_Imes_GPIO_Port, &GPIO_InitStruct);
 8001332:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001336:	4619      	mov	r1, r3
 8001338:	481b      	ldr	r0, [pc, #108]	; (80013a8 <HAL_ADC_MspInit+0x2d0>)
 800133a:	f003 fa4d 	bl	80047d8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel1;
 800133e:	4b1e      	ldr	r3, [pc, #120]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 8001340:	4a1e      	ldr	r2, [pc, #120]	; (80013bc <HAL_ADC_MspInit+0x2e4>)
 8001342:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001344:	4b1c      	ldr	r3, [pc, #112]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 8001346:	2224      	movs	r2, #36	; 0x24
 8001348:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800134a:	4b1b      	ldr	r3, [pc, #108]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001350:	4b19      	ldr	r3, [pc, #100]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 8001352:	2200      	movs	r2, #0
 8001354:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001356:	4b18      	ldr	r3, [pc, #96]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 8001358:	2280      	movs	r2, #128	; 0x80
 800135a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800135c:	4b16      	ldr	r3, [pc, #88]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 800135e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001362:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001364:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 8001366:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800136a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 800136e:	2220      	movs	r2, #32
 8001370:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001372:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 8001374:	2200      	movs	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001378:	480f      	ldr	r0, [pc, #60]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 800137a:	f002 fefb 	bl	8004174 <HAL_DMA_Init>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <HAL_ADC_MspInit+0x2b0>
      Error_Handler();
 8001384:	f000 f9ea 	bl	800175c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	4a0b      	ldr	r2, [pc, #44]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 800138c:	655a      	str	r2, [r3, #84]	; 0x54
 800138e:	4a0a      	ldr	r2, [pc, #40]	; (80013b8 <HAL_ADC_MspInit+0x2e0>)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001394:	bf00      	nop
 8001396:	3790      	adds	r7, #144	; 0x90
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	2000044c 	.word	0x2000044c
 80013a0:	40021000 	.word	0x40021000
 80013a4:	48000800 	.word	0x48000800
 80013a8:	48000400 	.word	0x48000400
 80013ac:	2000038c 	.word	0x2000038c
 80013b0:	4002001c 	.word	0x4002001c
 80013b4:	50000100 	.word	0x50000100
 80013b8:	200003ec 	.word	0x200003ec
 80013bc:	40020008 	.word	0x40020008

080013c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80013c6:	4b16      	ldr	r3, [pc, #88]	; (8001420 <MX_DMA_Init+0x60>)
 80013c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013ca:	4a15      	ldr	r2, [pc, #84]	; (8001420 <MX_DMA_Init+0x60>)
 80013cc:	f043 0304 	orr.w	r3, r3, #4
 80013d0:	6493      	str	r3, [r2, #72]	; 0x48
 80013d2:	4b13      	ldr	r3, [pc, #76]	; (8001420 <MX_DMA_Init+0x60>)
 80013d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013d6:	f003 0304 	and.w	r3, r3, #4
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013de:	4b10      	ldr	r3, [pc, #64]	; (8001420 <MX_DMA_Init+0x60>)
 80013e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013e2:	4a0f      	ldr	r2, [pc, #60]	; (8001420 <MX_DMA_Init+0x60>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6493      	str	r3, [r2, #72]	; 0x48
 80013ea:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <MX_DMA_Init+0x60>)
 80013ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	200b      	movs	r0, #11
 80013fc:	f002 fe92 	bl	8004124 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001400:	200b      	movs	r0, #11
 8001402:	f002 fea9 	bl	8004158 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	200c      	movs	r0, #12
 800140c:	f002 fe8a 	bl	8004124 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001410:	200c      	movs	r0, #12
 8001412:	f002 fea1 	bl	8004158 <HAL_NVIC_EnableIRQ>

}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40021000 	.word	0x40021000

08001424 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	; 0x28
 8001428:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
 8001438:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800143a:	4b3f      	ldr	r3, [pc, #252]	; (8001538 <MX_GPIO_Init+0x114>)
 800143c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143e:	4a3e      	ldr	r2, [pc, #248]	; (8001538 <MX_GPIO_Init+0x114>)
 8001440:	f043 0304 	orr.w	r3, r3, #4
 8001444:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001446:	4b3c      	ldr	r3, [pc, #240]	; (8001538 <MX_GPIO_Init+0x114>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800144a:	f003 0304 	and.w	r3, r3, #4
 800144e:	613b      	str	r3, [r7, #16]
 8001450:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001452:	4b39      	ldr	r3, [pc, #228]	; (8001538 <MX_GPIO_Init+0x114>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001456:	4a38      	ldr	r2, [pc, #224]	; (8001538 <MX_GPIO_Init+0x114>)
 8001458:	f043 0320 	orr.w	r3, r3, #32
 800145c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800145e:	4b36      	ldr	r3, [pc, #216]	; (8001538 <MX_GPIO_Init+0x114>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001462:	f003 0320 	and.w	r3, r3, #32
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800146a:	4b33      	ldr	r3, [pc, #204]	; (8001538 <MX_GPIO_Init+0x114>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146e:	4a32      	ldr	r2, [pc, #200]	; (8001538 <MX_GPIO_Init+0x114>)
 8001470:	f043 0301 	orr.w	r3, r3, #1
 8001474:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001476:	4b30      	ldr	r3, [pc, #192]	; (8001538 <MX_GPIO_Init+0x114>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800147a:	f003 0301 	and.w	r3, r3, #1
 800147e:	60bb      	str	r3, [r7, #8]
 8001480:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	4b2d      	ldr	r3, [pc, #180]	; (8001538 <MX_GPIO_Init+0x114>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001486:	4a2c      	ldr	r2, [pc, #176]	; (8001538 <MX_GPIO_Init+0x114>)
 8001488:	f043 0302 	orr.w	r3, r3, #2
 800148c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800148e:	4b2a      	ldr	r3, [pc, #168]	; (8001538 <MX_GPIO_Init+0x114>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	607b      	str	r3, [r7, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800149a:	4b27      	ldr	r3, [pc, #156]	; (8001538 <MX_GPIO_Init+0x114>)
 800149c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149e:	4a26      	ldr	r2, [pc, #152]	; (8001538 <MX_GPIO_Init+0x114>)
 80014a0:	f043 0308 	orr.w	r3, r3, #8
 80014a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014a6:	4b24      	ldr	r3, [pc, #144]	; (8001538 <MX_GPIO_Init+0x114>)
 80014a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	603b      	str	r3, [r7, #0]
 80014b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2120      	movs	r1, #32
 80014b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ba:	f003 fb0f 	bl	8004adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRST_SafetyUC_GPIO_Port, NRST_SafetyUC_Pin, GPIO_PIN_RESET);
 80014be:	2200      	movs	r2, #0
 80014c0:	2104      	movs	r1, #4
 80014c2:	481e      	ldr	r0, [pc, #120]	; (800153c <MX_GPIO_Init+0x118>)
 80014c4:	f003 fb0a 	bl	8004adc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_BTN_Pin;
 80014c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014ce:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80014d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2300      	movs	r3, #0
 80014d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BTN_GPIO_Port, &GPIO_InitStruct);
 80014d8:	f107 0314 	add.w	r3, r7, #20
 80014dc:	4619      	mov	r1, r3
 80014de:	4818      	ldr	r0, [pc, #96]	; (8001540 <MX_GPIO_Init+0x11c>)
 80014e0:	f003 f97a 	bl	80047d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 80014e4:	2320      	movs	r3, #32
 80014e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e8:	2301      	movs	r3, #1
 80014ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014fe:	f003 f96b 	bl	80047d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NRST_SafetyUC_Pin;
 8001502:	2304      	movs	r3, #4
 8001504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001506:	2301      	movs	r3, #1
 8001508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NRST_SafetyUC_GPIO_Port, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	4808      	ldr	r0, [pc, #32]	; (800153c <MX_GPIO_Init+0x118>)
 800151a:	f003 f95d 	bl	80047d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2100      	movs	r1, #0
 8001522:	2028      	movs	r0, #40	; 0x28
 8001524:	f002 fdfe 	bl	8004124 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001528:	2028      	movs	r0, #40	; 0x28
 800152a:	f002 fe15 	bl	8004158 <HAL_NVIC_EnableIRQ>

}
 800152e:	bf00      	nop
 8001530:	3728      	adds	r7, #40	; 0x28
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40021000 	.word	0x40021000
 800153c:	48000c00 	.word	0x48000c00
 8001540:	48000800 	.word	0x48000800

08001544 <HAL_ADC_ConvCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001554:	d12a      	bne.n	80015ac <HAL_ADC_ConvCpltCallback+0x68>
	{
		adcValue[0] = (float)dmaADCU;
 8001556:	4b30      	ldr	r3, [pc, #192]	; (8001618 <HAL_ADC_ConvCpltCallback+0xd4>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	ee07 3a90 	vmov	s15, r3
 800155e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001562:	4b2e      	ldr	r3, [pc, #184]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 8001564:	edc3 7a00 	vstr	s15, [r3]
		adcValue[0] = adcValue[0] * 3300 / 4096;
 8001568:	4b2c      	ldr	r3, [pc, #176]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 800156a:	edd3 7a00 	vldr	s15, [r3]
 800156e:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001620 <HAL_ADC_ConvCpltCallback+0xdc>
 8001572:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001576:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8001624 <HAL_ADC_ConvCpltCallback+0xe0>
 800157a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800157e:	4b27      	ldr	r3, [pc, #156]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 8001580:	edc3 7a00 	vstr	s15, [r3]
		adcValue[0] -= OFFSET_SME;
 8001584:	4b25      	ldr	r3, [pc, #148]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 8001586:	edd3 7a00 	vldr	s15, [r3]
 800158a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001628 <HAL_ADC_ConvCpltCallback+0xe4>
 800158e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001592:	4b22      	ldr	r3, [pc, #136]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 8001594:	edc3 7a00 	vstr	s15, [r3]
		adcValue[0] = adcValue[0] / SENSITIVITY_SME;
 8001598:	4b20      	ldr	r3, [pc, #128]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 800159a:	ed93 7a00 	vldr	s14, [r3]
 800159e:	eddf 6a23 	vldr	s13, [pc, #140]	; 800162c <HAL_ADC_ConvCpltCallback+0xe8>
 80015a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015a6:	4b1d      	ldr	r3, [pc, #116]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 80015a8:	edc3 7a00 	vstr	s15, [r3]
	}
	if(hadc->Instance == ADC2)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a1f      	ldr	r2, [pc, #124]	; (8001630 <HAL_ADC_ConvCpltCallback+0xec>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d12a      	bne.n	800160c <HAL_ADC_ConvCpltCallback+0xc8>
	{
		adcValue[1] = (float)dmaADCV;
 80015b6:	4b1f      	ldr	r3, [pc, #124]	; (8001634 <HAL_ADC_ConvCpltCallback+0xf0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	ee07 3a90 	vmov	s15, r3
 80015be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015c2:	4b16      	ldr	r3, [pc, #88]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 80015c4:	edc3 7a01 	vstr	s15, [r3, #4]
		adcValue[1] = adcValue[1] * 3300 / 4096;
 80015c8:	4b14      	ldr	r3, [pc, #80]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 80015ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80015ce:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001620 <HAL_ADC_ConvCpltCallback+0xdc>
 80015d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015d6:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001624 <HAL_ADC_ConvCpltCallback+0xe0>
 80015da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015de:	4b0f      	ldr	r3, [pc, #60]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 80015e0:	edc3 7a01 	vstr	s15, [r3, #4]
		adcValue[1] -= OFFSET_SME;
 80015e4:	4b0d      	ldr	r3, [pc, #52]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 80015e6:	edd3 7a01 	vldr	s15, [r3, #4]
 80015ea:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001628 <HAL_ADC_ConvCpltCallback+0xe4>
 80015ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015f2:	4b0a      	ldr	r3, [pc, #40]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 80015f4:	edc3 7a01 	vstr	s15, [r3, #4]
		adcValue[1] = adcValue[1] / SENSITIVITY_SME;
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 80015fa:	ed93 7a01 	vldr	s14, [r3, #4]
 80015fe:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800162c <HAL_ADC_ConvCpltCallback+0xe8>
 8001602:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001606:	4b05      	ldr	r3, [pc, #20]	; (800161c <HAL_ADC_ConvCpltCallback+0xd8>)
 8001608:	edc3 7a01 	vstr	s15, [r3, #4]
		//adcValue[1] = dmaADCV;
	}
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	20000454 	.word	0x20000454
 800161c:	20000458 	.word	0x20000458
 8001620:	454e4000 	.word	0x454e4000
 8001624:	45800000 	.word	0x45800000
 8001628:	44ce4000 	.word	0x44ce4000
 800162c:	42480000 	.word	0x42480000
 8001630:	50000100 	.word	0x50000100
 8001634:	20000450 	.word	0x20000450

08001638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800163c:	f001 f81d 	bl	800267a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001640:	f000 f830 	bl	80016a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001644:	f7ff feee 	bl	8001424 <MX_GPIO_Init>
  MX_DMA_Init();
 8001648:	f7ff feba 	bl	80013c0 <MX_DMA_Init>
  MX_ADC2_Init();
 800164c:	f7ff fcdc 	bl	8001008 <MX_ADC2_Init>
  MX_ADC1_Init();
 8001650:	f7ff fc60 	bl	8000f14 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001654:	f000 fa60 	bl	8001b18 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001658:	f000 fb0c 	bl	8001c74 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800165c:	f000 fc46 	bl	8001eec <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001660:	f000 fc90 	bl	8001f84 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	Shell_Init();
 8001664:	f000 fd82 	bl	800216c <Shell_Init>


	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001668:	217f      	movs	r1, #127	; 0x7f
 800166a:	480a      	ldr	r0, [pc, #40]	; (8001694 <main+0x5c>)
 800166c:	f002 fb38 	bl	8003ce0 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001670:	217f      	movs	r1, #127	; 0x7f
 8001672:	4809      	ldr	r0, [pc, #36]	; (8001698 <main+0x60>)
 8001674:	f002 fb34 	bl	8003ce0 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, &dmaADCU, 1);
 8001678:	2201      	movs	r2, #1
 800167a:	4908      	ldr	r1, [pc, #32]	; (800169c <main+0x64>)
 800167c:	4805      	ldr	r0, [pc, #20]	; (8001694 <main+0x5c>)
 800167e:	f001 fc5f 	bl	8002f40 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, &dmaADCV, 1);
 8001682:	2201      	movs	r2, #1
 8001684:	4906      	ldr	r1, [pc, #24]	; (80016a0 <main+0x68>)
 8001686:	4804      	ldr	r0, [pc, #16]	; (8001698 <main+0x60>)
 8001688:	f001 fc5a 	bl	8002f40 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		Shell_Loop();
 800168c:	f000 fdae 	bl	80021ec <Shell_Loop>
 8001690:	e7fc      	b.n	800168c <main+0x54>
 8001692:	bf00      	nop
 8001694:	200002b4 	.word	0x200002b4
 8001698:	20000320 	.word	0x20000320
 800169c:	20000454 	.word	0x20000454
 80016a0:	20000450 	.word	0x20000450

080016a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b094      	sub	sp, #80	; 0x50
 80016a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016aa:	f107 0318 	add.w	r3, r7, #24
 80016ae:	2238      	movs	r2, #56	; 0x38
 80016b0:	2100      	movs	r1, #0
 80016b2:	4618      	mov	r0, r3
 80016b4:	f008 fed3 	bl	800a45e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
 80016c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80016c6:	2000      	movs	r0, #0
 80016c8:	f003 fa44 	bl	8004b54 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016cc:	2301      	movs	r3, #1
 80016ce:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016d4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d6:	2302      	movs	r3, #2
 80016d8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016da:	2303      	movs	r3, #3
 80016dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80016de:	2306      	movs	r3, #6
 80016e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80016e2:	2355      	movs	r3, #85	; 0x55
 80016e4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016e6:	2302      	movs	r3, #2
 80016e8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016ea:	2302      	movs	r3, #2
 80016ec:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016ee:	2302      	movs	r3, #2
 80016f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f2:	f107 0318 	add.w	r3, r7, #24
 80016f6:	4618      	mov	r0, r3
 80016f8:	f003 fae0 	bl	8004cbc <HAL_RCC_OscConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001702:	f000 f82b 	bl	800175c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001706:	230f      	movs	r3, #15
 8001708:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800170a:	2303      	movs	r3, #3
 800170c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	2104      	movs	r1, #4
 800171e:	4618      	mov	r0, r3
 8001720:	f003 fde4 	bl	80052ec <HAL_RCC_ClockConfig>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800172a:	f000 f817 	bl	800175c <Error_Handler>
  }
}
 800172e:	bf00      	nop
 8001730:	3750      	adds	r7, #80	; 0x50
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a04      	ldr	r2, [pc, #16]	; (8001758 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d101      	bne.n	800174e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800174a:	f000 ffaf 	bl	80026ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40001000 	.word	0x40001000

0800175c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001760:	b672      	cpsid	i
}
 8001762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001764:	e7fe      	b.n	8001764 <Error_Handler+0x8>
	...

08001768 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176e:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <HAL_MspInit+0x44>)
 8001770:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001772:	4a0e      	ldr	r2, [pc, #56]	; (80017ac <HAL_MspInit+0x44>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	6613      	str	r3, [r2, #96]	; 0x60
 800177a:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <HAL_MspInit+0x44>)
 800177c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	607b      	str	r3, [r7, #4]
 8001784:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001786:	4b09      	ldr	r3, [pc, #36]	; (80017ac <HAL_MspInit+0x44>)
 8001788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800178a:	4a08      	ldr	r2, [pc, #32]	; (80017ac <HAL_MspInit+0x44>)
 800178c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001790:	6593      	str	r3, [r2, #88]	; 0x58
 8001792:	4b06      	ldr	r3, [pc, #24]	; (80017ac <HAL_MspInit+0x44>)
 8001794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179a:	603b      	str	r3, [r7, #0]
 800179c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800179e:	f003 fa7d 	bl	8004c9c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40021000 	.word	0x40021000

080017b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08c      	sub	sp, #48	; 0x30
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017c0:	4b2c      	ldr	r3, [pc, #176]	; (8001874 <HAL_InitTick+0xc4>)
 80017c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c4:	4a2b      	ldr	r2, [pc, #172]	; (8001874 <HAL_InitTick+0xc4>)
 80017c6:	f043 0310 	orr.w	r3, r3, #16
 80017ca:	6593      	str	r3, [r2, #88]	; 0x58
 80017cc:	4b29      	ldr	r3, [pc, #164]	; (8001874 <HAL_InitTick+0xc4>)
 80017ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d0:	f003 0310 	and.w	r3, r3, #16
 80017d4:	60bb      	str	r3, [r7, #8]
 80017d6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017d8:	f107 020c 	add.w	r2, r7, #12
 80017dc:	f107 0310 	add.w	r3, r7, #16
 80017e0:	4611      	mov	r1, r2
 80017e2:	4618      	mov	r0, r3
 80017e4:	f003 ff58 	bl	8005698 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80017e8:	f003 ff2a 	bl	8005640 <HAL_RCC_GetPCLK1Freq>
 80017ec:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80017ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017f0:	4a21      	ldr	r2, [pc, #132]	; (8001878 <HAL_InitTick+0xc8>)
 80017f2:	fba2 2303 	umull	r2, r3, r2, r3
 80017f6:	0c9b      	lsrs	r3, r3, #18
 80017f8:	3b01      	subs	r3, #1
 80017fa:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80017fc:	4b1f      	ldr	r3, [pc, #124]	; (800187c <HAL_InitTick+0xcc>)
 80017fe:	4a20      	ldr	r2, [pc, #128]	; (8001880 <HAL_InitTick+0xd0>)
 8001800:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001802:	4b1e      	ldr	r3, [pc, #120]	; (800187c <HAL_InitTick+0xcc>)
 8001804:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001808:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800180a:	4a1c      	ldr	r2, [pc, #112]	; (800187c <HAL_InitTick+0xcc>)
 800180c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001810:	4b1a      	ldr	r3, [pc, #104]	; (800187c <HAL_InitTick+0xcc>)
 8001812:	2200      	movs	r2, #0
 8001814:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001816:	4b19      	ldr	r3, [pc, #100]	; (800187c <HAL_InitTick+0xcc>)
 8001818:	2200      	movs	r2, #0
 800181a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800181c:	4817      	ldr	r0, [pc, #92]	; (800187c <HAL_InitTick+0xcc>)
 800181e:	f004 fa01 	bl	8005c24 <HAL_TIM_Base_Init>
 8001822:	4603      	mov	r3, r0
 8001824:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001828:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800182c:	2b00      	cmp	r3, #0
 800182e:	d11b      	bne.n	8001868 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001830:	4812      	ldr	r0, [pc, #72]	; (800187c <HAL_InitTick+0xcc>)
 8001832:	f004 fa59 	bl	8005ce8 <HAL_TIM_Base_Start_IT>
 8001836:	4603      	mov	r3, r0
 8001838:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800183c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001840:	2b00      	cmp	r3, #0
 8001842:	d111      	bne.n	8001868 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001844:	2036      	movs	r0, #54	; 0x36
 8001846:	f002 fc87 	bl	8004158 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b0f      	cmp	r3, #15
 800184e:	d808      	bhi.n	8001862 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001850:	2200      	movs	r2, #0
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	2036      	movs	r0, #54	; 0x36
 8001856:	f002 fc65 	bl	8004124 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800185a:	4a0a      	ldr	r2, [pc, #40]	; (8001884 <HAL_InitTick+0xd4>)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	e002      	b.n	8001868 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001868:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800186c:	4618      	mov	r0, r3
 800186e:	3730      	adds	r7, #48	; 0x30
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40021000 	.word	0x40021000
 8001878:	431bde83 	.word	0x431bde83
 800187c:	20000460 	.word	0x20000460
 8001880:	40001000 	.word	0x40001000
 8001884:	200000c8 	.word	0x200000c8

08001888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800188c:	e7fe      	b.n	800188c <NMI_Handler+0x4>

0800188e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001892:	e7fe      	b.n	8001892 <HardFault_Handler+0x4>

08001894 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001898:	e7fe      	b.n	8001898 <MemManage_Handler+0x4>

0800189a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800189a:	b480      	push	{r7}
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800189e:	e7fe      	b.n	800189e <BusFault_Handler+0x4>

080018a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018a4:	e7fe      	b.n	80018a4 <UsageFault_Handler+0x4>

080018a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018a6:	b480      	push	{r7}
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018b8:	bf00      	nop
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018c2:	b480      	push	{r7}
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr

080018d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018d4:	bf00      	nop
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
	...

080018e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80018e4:	4802      	ldr	r0, [pc, #8]	; (80018f0 <DMA1_Channel1_IRQHandler+0x10>)
 80018e6:	f002 fe28 	bl	800453a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	200003ec 	.word	0x200003ec

080018f4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018f8:	4802      	ldr	r0, [pc, #8]	; (8001904 <DMA1_Channel2_IRQHandler+0x10>)
 80018fa:	f002 fe1e 	bl	800453a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	2000038c 	.word	0x2000038c

08001908 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800190c:	4802      	ldr	r0, [pc, #8]	; (8001918 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800190e:	f004 fc69 	bl	80061e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	200004b0 	.word	0x200004b0

0800191c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001920:	4802      	ldr	r0, [pc, #8]	; (800192c <USART2_IRQHandler+0x10>)
 8001922:	f006 f845 	bl	80079b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000548 	.word	0x20000548

08001930 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001934:	4802      	ldr	r0, [pc, #8]	; (8001940 <USART3_IRQHandler+0x10>)
 8001936:	f006 f83b 	bl	80079b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	200005d8 	.word	0x200005d8

08001944 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USR_BTN_Pin);
 8001948:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800194c:	f003 f8de 	bl	8004b0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}

08001954 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001958:	4802      	ldr	r0, [pc, #8]	; (8001964 <TIM6_DAC_IRQHandler+0x10>)
 800195a:	f004 fc43 	bl	80061e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000460 	.word	0x20000460

08001968 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return 1;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4618      	mov	r0, r3
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <_kill>:

int _kill(int pid, int sig)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001982:	f008 fe1b 	bl	800a5bc <__errno>
 8001986:	4603      	mov	r3, r0
 8001988:	2216      	movs	r2, #22
 800198a:	601a      	str	r2, [r3, #0]
  return -1;
 800198c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001990:	4618      	mov	r0, r3
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <_exit>:

void _exit (int status)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019a0:	f04f 31ff 	mov.w	r1, #4294967295
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff ffe7 	bl	8001978 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019aa:	e7fe      	b.n	80019aa <_exit+0x12>

080019ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	e00a      	b.n	80019d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019be:	f3af 8000 	nop.w
 80019c2:	4601      	mov	r1, r0
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	1c5a      	adds	r2, r3, #1
 80019c8:	60ba      	str	r2, [r7, #8]
 80019ca:	b2ca      	uxtb	r2, r1
 80019cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	3301      	adds	r3, #1
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	429a      	cmp	r2, r3
 80019da:	dbf0      	blt.n	80019be <_read+0x12>
  }

  return len;
 80019dc:	687b      	ldr	r3, [r7, #4]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	e009      	b.n	8001a0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	1c5a      	adds	r2, r3, #1
 80019fc:	60ba      	str	r2, [r7, #8]
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	697a      	ldr	r2, [r7, #20]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	dbf1      	blt.n	80019f8 <_write+0x12>
  }
  return len;
 8001a14:	687b      	ldr	r3, [r7, #4]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <_close>:

int _close(int file)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b083      	sub	sp, #12
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a46:	605a      	str	r2, [r3, #4]
  return 0;
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr

08001a56 <_isatty>:

int _isatty(int file)
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a5e:	2301      	movs	r3, #1
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
	...

08001a88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a90:	4a14      	ldr	r2, [pc, #80]	; (8001ae4 <_sbrk+0x5c>)
 8001a92:	4b15      	ldr	r3, [pc, #84]	; (8001ae8 <_sbrk+0x60>)
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a9c:	4b13      	ldr	r3, [pc, #76]	; (8001aec <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d102      	bne.n	8001aaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	; (8001aec <_sbrk+0x64>)
 8001aa6:	4a12      	ldr	r2, [pc, #72]	; (8001af0 <_sbrk+0x68>)
 8001aa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <_sbrk+0x64>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d207      	bcs.n	8001ac8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab8:	f008 fd80 	bl	800a5bc <__errno>
 8001abc:	4603      	mov	r3, r0
 8001abe:	220c      	movs	r2, #12
 8001ac0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac6:	e009      	b.n	8001adc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac8:	4b08      	ldr	r3, [pc, #32]	; (8001aec <_sbrk+0x64>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ace:	4b07      	ldr	r3, [pc, #28]	; (8001aec <_sbrk+0x64>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4a05      	ldr	r2, [pc, #20]	; (8001aec <_sbrk+0x64>)
 8001ad8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ada:	68fb      	ldr	r3, [r7, #12]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20020000 	.word	0x20020000
 8001ae8:	00000400 	.word	0x00000400
 8001aec:	200004ac 	.word	0x200004ac
 8001af0:	20000878 	.word	0x20000878

08001af4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <SystemInit+0x20>)
 8001afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001afe:	4a05      	ldr	r2, [pc, #20]	; (8001b14 <SystemInit+0x20>)
 8001b00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b098      	sub	sp, #96	; 0x60
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b2a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]
 8001b38:	611a      	str	r2, [r3, #16]
 8001b3a:	615a      	str	r2, [r3, #20]
 8001b3c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	2234      	movs	r2, #52	; 0x34
 8001b42:	2100      	movs	r1, #0
 8001b44:	4618      	mov	r0, r3
 8001b46:	f008 fc8a 	bl	800a45e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b4a:	4b48      	ldr	r3, [pc, #288]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001b4c:	4a48      	ldr	r2, [pc, #288]	; (8001c70 <MX_TIM1_Init+0x158>)
 8001b4e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b50:	4b46      	ldr	r3, [pc, #280]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001b56:	4b45      	ldr	r3, [pc, #276]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001b58:	2220      	movs	r2, #32
 8001b5a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4249;
 8001b5c:	4b43      	ldr	r3, [pc, #268]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001b5e:	f241 0299 	movw	r2, #4249	; 0x1099
 8001b62:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b64:	4b41      	ldr	r3, [pc, #260]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b6a:	4b40      	ldr	r3, [pc, #256]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b70:	4b3e      	ldr	r3, [pc, #248]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b76:	483d      	ldr	r0, [pc, #244]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001b78:	f004 f92e 	bl	8005dd8 <HAL_TIM_PWM_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001b82:	f7ff fdeb 	bl	800175c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b86:	2320      	movs	r3, #32
 8001b88:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001b8e:	2380      	movs	r3, #128	; 0x80
 8001b90:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b92:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b96:	4619      	mov	r1, r3
 8001b98:	4834      	ldr	r0, [pc, #208]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001b9a:	f005 fc19 	bl	80073d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001ba4:	f7ff fdda 	bl	800175c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ba8:	2360      	movs	r3, #96	; 0x60
 8001baa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 2146;
 8001bac:	f640 0362 	movw	r3, #2146	; 0x862
 8001bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bca:	2200      	movs	r2, #0
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4827      	ldr	r0, [pc, #156]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001bd0:	f004 fc88 	bl	80064e4 <HAL_TIM_PWM_ConfigChannel>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001bda:	f7ff fdbf 	bl	800175c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bde:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001be2:	2204      	movs	r2, #4
 8001be4:	4619      	mov	r1, r3
 8001be6:	4821      	ldr	r0, [pc, #132]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001be8:	f004 fc7c 	bl	80064e4 <HAL_TIM_PWM_ConfigChannel>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8001bf2:	f7ff fdb3 	bl	800175c <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bfa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bfe:	2208      	movs	r2, #8
 8001c00:	4619      	mov	r1, r3
 8001c02:	481a      	ldr	r0, [pc, #104]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001c04:	f004 fc6e 	bl	80064e4 <HAL_TIM_PWM_ConfigChannel>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001c0e:	f7ff fda5 	bl	800175c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 34;
 8001c1e:	2322      	movs	r3, #34	; 0x22
 8001c20:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c2a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001c30:	2300      	movs	r3, #0
 8001c32:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c38:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c3c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001c42:	2300      	movs	r3, #0
 8001c44:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c46:	2300      	movs	r3, #0
 8001c48:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4807      	ldr	r0, [pc, #28]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001c50:	f005 fc54 	bl	80074fc <HAL_TIMEx_ConfigBreakDeadTime>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8001c5a:	f7ff fd7f 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c5e:	4803      	ldr	r0, [pc, #12]	; (8001c6c <MX_TIM1_Init+0x154>)
 8001c60:	f000 f8dc 	bl	8001e1c <HAL_TIM_MspPostInit>

}
 8001c64:	bf00      	nop
 8001c66:	3760      	adds	r7, #96	; 0x60
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	200004b0 	.word	0x200004b0
 8001c70:	40012c00 	.word	0x40012c00

08001c74 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b088      	sub	sp, #32
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 8001c7a:	f107 0310 	add.w	r3, r7, #16
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]
 8001c90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c92:	4b1c      	ldr	r3, [pc, #112]	; (8001d04 <MX_TIM3_Init+0x90>)
 8001c94:	4a1c      	ldr	r2, [pc, #112]	; (8001d08 <MX_TIM3_Init+0x94>)
 8001c96:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c98:	4b1a      	ldr	r3, [pc, #104]	; (8001d04 <MX_TIM3_Init+0x90>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9e:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <MX_TIM3_Init+0x90>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ca4:	4b17      	ldr	r3, [pc, #92]	; (8001d04 <MX_TIM3_Init+0x90>)
 8001ca6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001caa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cac:	4b15      	ldr	r3, [pc, #84]	; (8001d04 <MX_TIM3_Init+0x90>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb2:	4b14      	ldr	r3, [pc, #80]	; (8001d04 <MX_TIM3_Init+0x90>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Filter = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
  sConfig.Commutation_Delay = 0;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_HallSensor_Init(&htim3, &sConfig) != HAL_OK)
 8001cc8:	f107 0310 	add.w	r3, r7, #16
 8001ccc:	4619      	mov	r1, r3
 8001cce:	480d      	ldr	r0, [pc, #52]	; (8001d04 <MX_TIM3_Init+0x90>)
 8001cd0:	f005 f9af 	bl	8007032 <HAL_TIMEx_HallSensor_Init>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001cda:	f7ff fd3f 	bl	800175c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001cde:	2350      	movs	r3, #80	; 0x50
 8001ce0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ce6:	1d3b      	adds	r3, r7, #4
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4806      	ldr	r0, [pc, #24]	; (8001d04 <MX_TIM3_Init+0x90>)
 8001cec:	f005 fb70 	bl	80073d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001cf6:	f7ff fd31 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cfa:	bf00      	nop
 8001cfc:	3720      	adds	r7, #32
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	200004fc 	.word	0x200004fc
 8001d08:	40000400 	.word	0x40000400

08001d0c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a0d      	ldr	r2, [pc, #52]	; (8001d50 <HAL_TIM_PWM_MspInit+0x44>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d113      	bne.n	8001d46 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d1e:	4b0d      	ldr	r3, [pc, #52]	; (8001d54 <HAL_TIM_PWM_MspInit+0x48>)
 8001d20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d22:	4a0c      	ldr	r2, [pc, #48]	; (8001d54 <HAL_TIM_PWM_MspInit+0x48>)
 8001d24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d28:	6613      	str	r3, [r2, #96]	; 0x60
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <HAL_TIM_PWM_MspInit+0x48>)
 8001d2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001d36:	2200      	movs	r2, #0
 8001d38:	2100      	movs	r1, #0
 8001d3a:	2019      	movs	r0, #25
 8001d3c:	f002 f9f2 	bl	8004124 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001d40:	2019      	movs	r0, #25
 8001d42:	f002 fa09 	bl	8004158 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001d46:	bf00      	nop
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40012c00 	.word	0x40012c00
 8001d54:	40021000 	.word	0x40021000

08001d58 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	; 0x28
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	605a      	str	r2, [r3, #4]
 8001d6a:	609a      	str	r2, [r3, #8]
 8001d6c:	60da      	str	r2, [r3, #12]
 8001d6e:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM3)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a26      	ldr	r2, [pc, #152]	; (8001e10 <HAL_TIMEx_HallSensor_MspInit+0xb8>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d145      	bne.n	8001e06 <HAL_TIMEx_HallSensor_MspInit+0xae>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d7a:	4b26      	ldr	r3, [pc, #152]	; (8001e14 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d7e:	4a25      	ldr	r2, [pc, #148]	; (8001e14 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001d80:	f043 0302 	orr.w	r3, r3, #2
 8001d84:	6593      	str	r3, [r2, #88]	; 0x58
 8001d86:	4b23      	ldr	r3, [pc, #140]	; (8001e14 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d92:	4b20      	ldr	r3, [pc, #128]	; (8001e14 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d96:	4a1f      	ldr	r2, [pc, #124]	; (8001e14 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001d98:	f043 0301 	orr.w	r3, r3, #1
 8001d9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d9e:	4b1d      	ldr	r3, [pc, #116]	; (8001e14 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001daa:	4b1a      	ldr	r3, [pc, #104]	; (8001e14 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dae:	4a19      	ldr	r2, [pc, #100]	; (8001e14 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001db0:	f043 0304 	orr.w	r3, r3, #4
 8001db4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001db6:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <HAL_TIMEx_HallSensor_MspInit+0xbc>)
 8001db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dba:	f003 0304 	and.w	r3, r3, #4
 8001dbe:	60bb      	str	r3, [r7, #8]
 8001dc0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001dc2:	2350      	movs	r3, #80	; 0x50
 8001dc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd6:	f107 0314 	add.w	r3, r7, #20
 8001dda:	4619      	mov	r1, r3
 8001ddc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001de0:	f002 fcfa 	bl	80047d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001de4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001de8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dea:	2302      	movs	r3, #2
 8001dec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df2:	2300      	movs	r3, #0
 8001df4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001df6:	2302      	movs	r3, #2
 8001df8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dfa:	f107 0314 	add.w	r3, r7, #20
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4805      	ldr	r0, [pc, #20]	; (8001e18 <HAL_TIMEx_HallSensor_MspInit+0xc0>)
 8001e02:	f002 fce9 	bl	80047d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001e06:	bf00      	nop
 8001e08:	3728      	adds	r7, #40	; 0x28
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40000400 	.word	0x40000400
 8001e14:	40021000 	.word	0x40021000
 8001e18:	48000800 	.word	0x48000800

08001e1c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08a      	sub	sp, #40	; 0x28
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a29      	ldr	r2, [pc, #164]	; (8001ee0 <HAL_TIM_MspPostInit+0xc4>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d14b      	bne.n	8001ed6 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e3e:	4b29      	ldr	r3, [pc, #164]	; (8001ee4 <HAL_TIM_MspPostInit+0xc8>)
 8001e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e42:	4a28      	ldr	r2, [pc, #160]	; (8001ee4 <HAL_TIM_MspPostInit+0xc8>)
 8001e44:	f043 0302 	orr.w	r3, r3, #2
 8001e48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e4a:	4b26      	ldr	r3, [pc, #152]	; (8001ee4 <HAL_TIM_MspPostInit+0xc8>)
 8001e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	613b      	str	r3, [r7, #16]
 8001e54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e56:	4b23      	ldr	r3, [pc, #140]	; (8001ee4 <HAL_TIM_MspPostInit+0xc8>)
 8001e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e5a:	4a22      	ldr	r2, [pc, #136]	; (8001ee4 <HAL_TIM_MspPostInit+0xc8>)
 8001e5c:	f043 0301 	orr.w	r3, r3, #1
 8001e60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e62:	4b20      	ldr	r3, [pc, #128]	; (8001ee4 <HAL_TIM_MspPostInit+0xc8>)
 8001e64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = U_PWM_L_Pin|V_PWM_L_Pin;
 8001e6e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e74:	2302      	movs	r3, #2
 8001e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001e80:	2306      	movs	r3, #6
 8001e82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e84:	f107 0314 	add.w	r3, r7, #20
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4817      	ldr	r0, [pc, #92]	; (8001ee8 <HAL_TIM_MspPostInit+0xcc>)
 8001e8c:	f002 fca4 	bl	80047d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = W_PWM_L_Pin;
 8001e90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e96:	2302      	movs	r3, #2
 8001e98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001ea2:	2304      	movs	r3, #4
 8001ea4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(W_PWM_L_GPIO_Port, &GPIO_InitStruct);
 8001ea6:	f107 0314 	add.w	r3, r7, #20
 8001eaa:	4619      	mov	r1, r3
 8001eac:	480e      	ldr	r0, [pc, #56]	; (8001ee8 <HAL_TIM_MspPostInit+0xcc>)
 8001eae:	f002 fc93 	bl	80047d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = U_PWM_H_Pin|V_PWM_H_Pin|W_PWM_H_Pin;
 8001eb2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001eb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001ec4:	2306      	movs	r3, #6
 8001ec6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec8:	f107 0314 	add.w	r3, r7, #20
 8001ecc:	4619      	mov	r1, r3
 8001ece:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ed2:	f002 fc81 	bl	80047d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ed6:	bf00      	nop
 8001ed8:	3728      	adds	r7, #40	; 0x28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40012c00 	.word	0x40012c00
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	48000400 	.word	0x48000400

08001eec <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ef0:	4b22      	ldr	r3, [pc, #136]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001ef2:	4a23      	ldr	r2, [pc, #140]	; (8001f80 <MX_USART2_UART_Init+0x94>)
 8001ef4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ef6:	4b21      	ldr	r3, [pc, #132]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001ef8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001efc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001efe:	4b1f      	ldr	r3, [pc, #124]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f04:	4b1d      	ldr	r3, [pc, #116]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f0a:	4b1c      	ldr	r3, [pc, #112]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f10:	4b1a      	ldr	r3, [pc, #104]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f12:	220c      	movs	r2, #12
 8001f14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f16:	4b19      	ldr	r3, [pc, #100]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f1c:	4b17      	ldr	r3, [pc, #92]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f22:	4b16      	ldr	r3, [pc, #88]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f28:	4b14      	ldr	r3, [pc, #80]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f2e:	4b13      	ldr	r3, [pc, #76]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f34:	4811      	ldr	r0, [pc, #68]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f36:	f005 fbfe 	bl	8007736 <HAL_UART_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001f40:	f7ff fc0c 	bl	800175c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f44:	2100      	movs	r1, #0
 8001f46:	480d      	ldr	r0, [pc, #52]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f48:	f007 fba1 	bl	800968e <HAL_UARTEx_SetTxFifoThreshold>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001f52:	f7ff fc03 	bl	800175c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f56:	2100      	movs	r1, #0
 8001f58:	4808      	ldr	r0, [pc, #32]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f5a:	f007 fbd6 	bl	800970a <HAL_UARTEx_SetRxFifoThreshold>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001f64:	f7ff fbfa 	bl	800175c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001f68:	4804      	ldr	r0, [pc, #16]	; (8001f7c <MX_USART2_UART_Init+0x90>)
 8001f6a:	f007 fb57 	bl	800961c <HAL_UARTEx_DisableFifoMode>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001f74:	f7ff fbf2 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f78:	bf00      	nop
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	20000548 	.word	0x20000548
 8001f80:	40004400 	.word	0x40004400

08001f84 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f88:	4b22      	ldr	r3, [pc, #136]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001f8a:	4a23      	ldr	r2, [pc, #140]	; (8002018 <MX_USART3_UART_Init+0x94>)
 8001f8c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f8e:	4b21      	ldr	r3, [pc, #132]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001f90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f94:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f96:	4b1f      	ldr	r3, [pc, #124]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f9c:	4b1d      	ldr	r3, [pc, #116]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fa2:	4b1c      	ldr	r3, [pc, #112]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fa8:	4b1a      	ldr	r3, [pc, #104]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001faa:	220c      	movs	r2, #12
 8001fac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fae:	4b19      	ldr	r3, [pc, #100]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fb4:	4b17      	ldr	r3, [pc, #92]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fba:	4b16      	ldr	r3, [pc, #88]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fc0:	4b14      	ldr	r3, [pc, #80]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fc6:	4b13      	ldr	r3, [pc, #76]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fcc:	4811      	ldr	r0, [pc, #68]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001fce:	f005 fbb2 	bl	8007736 <HAL_UART_Init>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001fd8:	f7ff fbc0 	bl	800175c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fdc:	2100      	movs	r1, #0
 8001fde:	480d      	ldr	r0, [pc, #52]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001fe0:	f007 fb55 	bl	800968e <HAL_UARTEx_SetTxFifoThreshold>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001fea:	f7ff fbb7 	bl	800175c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001fee:	2100      	movs	r1, #0
 8001ff0:	4808      	ldr	r0, [pc, #32]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8001ff2:	f007 fb8a 	bl	800970a <HAL_UARTEx_SetRxFifoThreshold>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001ffc:	f7ff fbae 	bl	800175c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002000:	4804      	ldr	r0, [pc, #16]	; (8002014 <MX_USART3_UART_Init+0x90>)
 8002002:	f007 fb0b 	bl	800961c <HAL_UARTEx_DisableFifoMode>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d001      	beq.n	8002010 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800200c:	f7ff fba6 	bl	800175c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002010:	bf00      	nop
 8002012:	bd80      	pop	{r7, pc}
 8002014:	200005d8 	.word	0x200005d8
 8002018:	40004800 	.word	0x40004800

0800201c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b0a0      	sub	sp, #128	; 0x80
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002024:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002028:	2200      	movs	r2, #0
 800202a:	601a      	str	r2, [r3, #0]
 800202c:	605a      	str	r2, [r3, #4]
 800202e:	609a      	str	r2, [r3, #8]
 8002030:	60da      	str	r2, [r3, #12]
 8002032:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002034:	f107 0318 	add.w	r3, r7, #24
 8002038:	2254      	movs	r2, #84	; 0x54
 800203a:	2100      	movs	r1, #0
 800203c:	4618      	mov	r0, r3
 800203e:	f008 fa0e 	bl	800a45e <memset>
  if(uartHandle->Instance==USART2)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a45      	ldr	r2, [pc, #276]	; (800215c <HAL_UART_MspInit+0x140>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d13f      	bne.n	80020cc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800204c:	2302      	movs	r3, #2
 800204e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002050:	2300      	movs	r3, #0
 8002052:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002054:	f107 0318 	add.w	r3, r7, #24
 8002058:	4618      	mov	r0, r3
 800205a:	f003 fb95 	bl	8005788 <HAL_RCCEx_PeriphCLKConfig>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002064:	f7ff fb7a 	bl	800175c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002068:	4b3d      	ldr	r3, [pc, #244]	; (8002160 <HAL_UART_MspInit+0x144>)
 800206a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800206c:	4a3c      	ldr	r2, [pc, #240]	; (8002160 <HAL_UART_MspInit+0x144>)
 800206e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002072:	6593      	str	r3, [r2, #88]	; 0x58
 8002074:	4b3a      	ldr	r3, [pc, #232]	; (8002160 <HAL_UART_MspInit+0x144>)
 8002076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002078:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002080:	4b37      	ldr	r3, [pc, #220]	; (8002160 <HAL_UART_MspInit+0x144>)
 8002082:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002084:	4a36      	ldr	r2, [pc, #216]	; (8002160 <HAL_UART_MspInit+0x144>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800208c:	4b34      	ldr	r3, [pc, #208]	; (8002160 <HAL_UART_MspInit+0x144>)
 800208e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002098:	230c      	movs	r3, #12
 800209a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a4:	2300      	movs	r3, #0
 80020a6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020a8:	2307      	movs	r3, #7
 80020aa:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ac:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80020b0:	4619      	mov	r1, r3
 80020b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b6:	f002 fb8f 	bl	80047d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2100      	movs	r1, #0
 80020be:	2026      	movs	r0, #38	; 0x26
 80020c0:	f002 f830 	bl	8004124 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80020c4:	2026      	movs	r0, #38	; 0x26
 80020c6:	f002 f847 	bl	8004158 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80020ca:	e043      	b.n	8002154 <HAL_UART_MspInit+0x138>
  else if(uartHandle->Instance==USART3)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a24      	ldr	r2, [pc, #144]	; (8002164 <HAL_UART_MspInit+0x148>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d13e      	bne.n	8002154 <HAL_UART_MspInit+0x138>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80020d6:	2304      	movs	r3, #4
 80020d8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80020da:	2300      	movs	r3, #0
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020de:	f107 0318 	add.w	r3, r7, #24
 80020e2:	4618      	mov	r0, r3
 80020e4:	f003 fb50 	bl	8005788 <HAL_RCCEx_PeriphCLKConfig>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 80020ee:	f7ff fb35 	bl	800175c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80020f2:	4b1b      	ldr	r3, [pc, #108]	; (8002160 <HAL_UART_MspInit+0x144>)
 80020f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f6:	4a1a      	ldr	r2, [pc, #104]	; (8002160 <HAL_UART_MspInit+0x144>)
 80020f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020fc:	6593      	str	r3, [r2, #88]	; 0x58
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <HAL_UART_MspInit+0x144>)
 8002100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002102:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800210a:	4b15      	ldr	r3, [pc, #84]	; (8002160 <HAL_UART_MspInit+0x144>)
 800210c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210e:	4a14      	ldr	r2, [pc, #80]	; (8002160 <HAL_UART_MspInit+0x144>)
 8002110:	f043 0304 	orr.w	r3, r3, #4
 8002114:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002116:	4b12      	ldr	r3, [pc, #72]	; (8002160 <HAL_UART_MspInit+0x144>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	60bb      	str	r3, [r7, #8]
 8002120:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002122:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002126:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002128:	2302      	movs	r3, #2
 800212a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212c:	2300      	movs	r3, #0
 800212e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002130:	2300      	movs	r3, #0
 8002132:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002134:	2307      	movs	r3, #7
 8002136:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002138:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800213c:	4619      	mov	r1, r3
 800213e:	480a      	ldr	r0, [pc, #40]	; (8002168 <HAL_UART_MspInit+0x14c>)
 8002140:	f002 fb4a 	bl	80047d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002144:	2200      	movs	r2, #0
 8002146:	2100      	movs	r1, #0
 8002148:	2027      	movs	r0, #39	; 0x27
 800214a:	f001 ffeb 	bl	8004124 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800214e:	2027      	movs	r0, #39	; 0x27
 8002150:	f002 f802 	bl	8004158 <HAL_NVIC_EnableIRQ>
}
 8002154:	bf00      	nop
 8002156:	3780      	adds	r7, #128	; 0x80
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40004400 	.word	0x40004400
 8002160:	40021000 	.word	0x40021000
 8002164:	40004800 	.word	0x40004800
 8002168:	48000800 	.word	0x48000800

0800216c <Shell_Init>:
char* 		argv[MAX_ARGS];
int		 	argc = 0;
char*		token;
int 		newCmdReady = 0;

void Shell_Init(void){
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
	memset(argv, NULL, MAX_ARGS*sizeof(char*));
 8002170:	2224      	movs	r2, #36	; 0x24
 8002172:	2100      	movs	r1, #0
 8002174:	4816      	ldr	r0, [pc, #88]	; (80021d0 <Shell_Init+0x64>)
 8002176:	f008 f972 	bl	800a45e <memset>
	memset(cmdBuffer, NULL, CMD_BUFFER_SIZE*sizeof(char));
 800217a:	2240      	movs	r2, #64	; 0x40
 800217c:	2100      	movs	r1, #0
 800217e:	4815      	ldr	r0, [pc, #84]	; (80021d4 <Shell_Init+0x68>)
 8002180:	f008 f96d 	bl	800a45e <memset>
 8002184:	4b14      	ldr	r3, [pc, #80]	; (80021d8 <Shell_Init+0x6c>)
 8002186:	2200      	movs	r2, #0
 8002188:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer, NULL, UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer, NULL, UART_TX_BUFFER_SIZE*sizeof(char));
 800218a:	2240      	movs	r2, #64	; 0x40
 800218c:	2100      	movs	r1, #0
 800218e:	4813      	ldr	r0, [pc, #76]	; (80021dc <Shell_Init+0x70>)
 8002190:	f008 f965 	bl	800a45e <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8002194:	2201      	movs	r2, #1
 8002196:	4910      	ldr	r1, [pc, #64]	; (80021d8 <Shell_Init+0x6c>)
 8002198:	4811      	ldr	r0, [pc, #68]	; (80021e0 <Shell_Init+0x74>)
 800219a:	f005 fbb3 	bl	8007904 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart2, started, strlen((char *)started), HAL_MAX_DELAY);
 800219e:	4811      	ldr	r0, [pc, #68]	; (80021e4 <Shell_Init+0x78>)
 80021a0:	f7fe f89e 	bl	80002e0 <strlen>
 80021a4:	4603      	mov	r3, r0
 80021a6:	b29a      	uxth	r2, r3
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ac:	490d      	ldr	r1, [pc, #52]	; (80021e4 <Shell_Init+0x78>)
 80021ae:	480c      	ldr	r0, [pc, #48]	; (80021e0 <Shell_Init+0x74>)
 80021b0:	f005 fb11 	bl	80077d6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, strlen((char *)prompt), HAL_MAX_DELAY);
 80021b4:	480c      	ldr	r0, [pc, #48]	; (80021e8 <Shell_Init+0x7c>)
 80021b6:	f7fe f893 	bl	80002e0 <strlen>
 80021ba:	4603      	mov	r3, r0
 80021bc:	b29a      	uxth	r2, r3
 80021be:	f04f 33ff 	mov.w	r3, #4294967295
 80021c2:	4909      	ldr	r1, [pc, #36]	; (80021e8 <Shell_Init+0x7c>)
 80021c4:	4806      	ldr	r0, [pc, #24]	; (80021e0 <Shell_Init+0x74>)
 80021c6:	f005 fb06 	bl	80077d6 <HAL_UART_Transmit>
}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	200006f4 	.word	0x200006f4
 80021d4:	200006b0 	.word	0x200006b0
 80021d8:	2000066c 	.word	0x2000066c
 80021dc:	20000670 	.word	0x20000670
 80021e0:	20000548 	.word	0x20000548
 80021e4:	20000020 	.word	0x20000020
 80021e8:	20000004 	.word	0x20000004

080021ec <Shell_Loop>:

void Shell_Loop(void){
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b088      	sub	sp, #32
 80021f0:	af02      	add	r7, sp, #8
	if(uartRxReceived){
 80021f2:	4ba0      	ldr	r3, [pc, #640]	; (8002474 <Shell_Loop+0x288>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d05b      	beq.n	80022b2 <Shell_Loop+0xc6>
		switch(uartRxBuffer[0]){
 80021fa:	4b9f      	ldr	r3, [pc, #636]	; (8002478 <Shell_Loop+0x28c>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	2b08      	cmp	r3, #8
 8002200:	d034      	beq.n	800226c <Shell_Loop+0x80>
 8002202:	2b0d      	cmp	r3, #13
 8002204:	d142      	bne.n	800228c <Shell_Loop+0xa0>
		case ASCII_CR: // Nouvelle ligne, instruction à traiter
			HAL_UART_Transmit(&huart2, newline, sizeof(newline), HAL_MAX_DELAY);
 8002206:	f04f 33ff 	mov.w	r3, #4294967295
 800220a:	2203      	movs	r2, #3
 800220c:	499b      	ldr	r1, [pc, #620]	; (800247c <Shell_Loop+0x290>)
 800220e:	489c      	ldr	r0, [pc, #624]	; (8002480 <Shell_Loop+0x294>)
 8002210:	f005 fae1 	bl	80077d6 <HAL_UART_Transmit>
			cmdBuffer[idx_cmd] = '\0';
 8002214:	4b9b      	ldr	r3, [pc, #620]	; (8002484 <Shell_Loop+0x298>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a9b      	ldr	r2, [pc, #620]	; (8002488 <Shell_Loop+0x29c>)
 800221a:	2100      	movs	r1, #0
 800221c:	54d1      	strb	r1, [r2, r3]
			argc = 0;
 800221e:	4b9b      	ldr	r3, [pc, #620]	; (800248c <Shell_Loop+0x2a0>)
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
			token = strtok(cmdBuffer, " ");
 8002224:	499a      	ldr	r1, [pc, #616]	; (8002490 <Shell_Loop+0x2a4>)
 8002226:	4898      	ldr	r0, [pc, #608]	; (8002488 <Shell_Loop+0x29c>)
 8002228:	f008 f922 	bl	800a470 <strtok>
 800222c:	4603      	mov	r3, r0
 800222e:	4a99      	ldr	r2, [pc, #612]	; (8002494 <Shell_Loop+0x2a8>)
 8002230:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8002232:	e010      	b.n	8002256 <Shell_Loop+0x6a>
				argv[argc++] = token;
 8002234:	4b95      	ldr	r3, [pc, #596]	; (800248c <Shell_Loop+0x2a0>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	1c5a      	adds	r2, r3, #1
 800223a:	4994      	ldr	r1, [pc, #592]	; (800248c <Shell_Loop+0x2a0>)
 800223c:	600a      	str	r2, [r1, #0]
 800223e:	4a95      	ldr	r2, [pc, #596]	; (8002494 <Shell_Loop+0x2a8>)
 8002240:	6812      	ldr	r2, [r2, #0]
 8002242:	4995      	ldr	r1, [pc, #596]	; (8002498 <Shell_Loop+0x2ac>)
 8002244:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				token = strtok(NULL, " ");
 8002248:	4991      	ldr	r1, [pc, #580]	; (8002490 <Shell_Loop+0x2a4>)
 800224a:	2000      	movs	r0, #0
 800224c:	f008 f910 	bl	800a470 <strtok>
 8002250:	4603      	mov	r3, r0
 8002252:	4a90      	ldr	r2, [pc, #576]	; (8002494 <Shell_Loop+0x2a8>)
 8002254:	6013      	str	r3, [r2, #0]
			while(token!=NULL){
 8002256:	4b8f      	ldr	r3, [pc, #572]	; (8002494 <Shell_Loop+0x2a8>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1ea      	bne.n	8002234 <Shell_Loop+0x48>
			}
			idx_cmd = 0;
 800225e:	4b89      	ldr	r3, [pc, #548]	; (8002484 <Shell_Loop+0x298>)
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
			newCmdReady = 1;
 8002264:	4b8d      	ldr	r3, [pc, #564]	; (800249c <Shell_Loop+0x2b0>)
 8002266:	2201      	movs	r2, #1
 8002268:	601a      	str	r2, [r3, #0]
			break;
 800226a:	e01f      	b.n	80022ac <Shell_Loop+0xc0>
		case ASCII_BACK: // Suppression du dernier caractère
			cmdBuffer[idx_cmd--] = '\0';
 800226c:	4b85      	ldr	r3, [pc, #532]	; (8002484 <Shell_Loop+0x298>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	1e5a      	subs	r2, r3, #1
 8002272:	4984      	ldr	r1, [pc, #528]	; (8002484 <Shell_Loop+0x298>)
 8002274:	600a      	str	r2, [r1, #0]
 8002276:	4a84      	ldr	r2, [pc, #528]	; (8002488 <Shell_Loop+0x29c>)
 8002278:	2100      	movs	r1, #0
 800227a:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, backspace, sizeof(backspace), HAL_MAX_DELAY);
 800227c:	f04f 33ff 	mov.w	r3, #4294967295
 8002280:	2204      	movs	r2, #4
 8002282:	4987      	ldr	r1, [pc, #540]	; (80024a0 <Shell_Loop+0x2b4>)
 8002284:	487e      	ldr	r0, [pc, #504]	; (8002480 <Shell_Loop+0x294>)
 8002286:	f005 faa6 	bl	80077d6 <HAL_UART_Transmit>
			break;
 800228a:	e00f      	b.n	80022ac <Shell_Loop+0xc0>

		default: // Nouveau caractère
			cmdBuffer[idx_cmd++] = uartRxBuffer[0];
 800228c:	4b7d      	ldr	r3, [pc, #500]	; (8002484 <Shell_Loop+0x298>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	1c5a      	adds	r2, r3, #1
 8002292:	497c      	ldr	r1, [pc, #496]	; (8002484 <Shell_Loop+0x298>)
 8002294:	600a      	str	r2, [r1, #0]
 8002296:	4a78      	ldr	r2, [pc, #480]	; (8002478 <Shell_Loop+0x28c>)
 8002298:	7811      	ldrb	r1, [r2, #0]
 800229a:	4a7b      	ldr	r2, [pc, #492]	; (8002488 <Shell_Loop+0x29c>)
 800229c:	54d1      	strb	r1, [r2, r3]
			HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 800229e:	f04f 33ff 	mov.w	r3, #4294967295
 80022a2:	2201      	movs	r2, #1
 80022a4:	4974      	ldr	r1, [pc, #464]	; (8002478 <Shell_Loop+0x28c>)
 80022a6:	4876      	ldr	r0, [pc, #472]	; (8002480 <Shell_Loop+0x294>)
 80022a8:	f005 fa95 	bl	80077d6 <HAL_UART_Transmit>
		}
		uartRxReceived = 0;
 80022ac:	4b71      	ldr	r3, [pc, #452]	; (8002474 <Shell_Loop+0x288>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	701a      	strb	r2, [r3, #0]
	}

	if(newCmdReady){
 80022b2:	4b7a      	ldr	r3, [pc, #488]	; (800249c <Shell_Loop+0x2b0>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f000 8181 	beq.w	80025be <Shell_Loop+0x3d2>
		if(strcmp(argv[0],"WhereisBrian?")==0){
 80022bc:	4b76      	ldr	r3, [pc, #472]	; (8002498 <Shell_Loop+0x2ac>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4978      	ldr	r1, [pc, #480]	; (80024a4 <Shell_Loop+0x2b8>)
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7fd ffac 	bl	8000220 <strcmp>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d107      	bne.n	80022de <Shell_Loop+0xf2>
			HAL_UART_Transmit(&huart2, brian, sizeof(brian), HAL_MAX_DELAY);
 80022ce:	f04f 33ff 	mov.w	r3, #4294967295
 80022d2:	221a      	movs	r2, #26
 80022d4:	4974      	ldr	r1, [pc, #464]	; (80024a8 <Shell_Loop+0x2bc>)
 80022d6:	486a      	ldr	r0, [pc, #424]	; (8002480 <Shell_Loop+0x294>)
 80022d8:	f005 fa7d 	bl	80077d6 <HAL_UART_Transmit>
 80022dc:	e165      	b.n	80025aa <Shell_Loop+0x3be>
		}
		else if(strcmp(argv[0],"help")==0){
 80022de:	4b6e      	ldr	r3, [pc, #440]	; (8002498 <Shell_Loop+0x2ac>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4972      	ldr	r1, [pc, #456]	; (80024ac <Shell_Loop+0x2c0>)
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7fd ff9b 	bl	8000220 <strcmp>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10e      	bne.n	800230e <Shell_Loop+0x122>
			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "Print all available functions here\r\n");
 80022f0:	4a6f      	ldr	r2, [pc, #444]	; (80024b0 <Shell_Loop+0x2c4>)
 80022f2:	2140      	movs	r1, #64	; 0x40
 80022f4:	486f      	ldr	r0, [pc, #444]	; (80024b4 <Shell_Loop+0x2c8>)
 80022f6:	f008 f83b 	bl	800a370 <sniprintf>
 80022fa:	6078      	str	r0, [r7, #4]
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	b29a      	uxth	r2, r3
 8002300:	f04f 33ff 	mov.w	r3, #4294967295
 8002304:	496b      	ldr	r1, [pc, #428]	; (80024b4 <Shell_Loop+0x2c8>)
 8002306:	485e      	ldr	r0, [pc, #376]	; (8002480 <Shell_Loop+0x294>)
 8002308:	f005 fa65 	bl	80077d6 <HAL_UART_Transmit>
 800230c:	e14d      	b.n	80025aa <Shell_Loop+0x3be>
		}
		else if(strcmp(argv[0], "speed") == 0)
 800230e:	4b62      	ldr	r3, [pc, #392]	; (8002498 <Shell_Loop+0x2ac>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4969      	ldr	r1, [pc, #420]	; (80024b8 <Shell_Loop+0x2cc>)
 8002314:	4618      	mov	r0, r3
 8002316:	f7fd ff83 	bl	8000220 <strcmp>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d15d      	bne.n	80023dc <Shell_Loop+0x1f0>
		{
			uint16_t speedValue = atoi(argv[1]);
 8002320:	4b5d      	ldr	r3, [pc, #372]	; (8002498 <Shell_Loop+0x2ac>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	4618      	mov	r0, r3
 8002326:	f007 fa7d 	bl	8009824 <atoi>
 800232a:	4603      	mov	r3, r0
 800232c:	82fb      	strh	r3, [r7, #22]

			if(speedValue > MAX_SPEED)
 800232e:	8afb      	ldrh	r3, [r7, #22]
 8002330:	2b64      	cmp	r3, #100	; 0x64
 8002332:	d901      	bls.n	8002338 <Shell_Loop+0x14c>
			{
				speedValue = MAX_SPEED;
 8002334:	2364      	movs	r3, #100	; 0x64
 8002336:	82fb      	strh	r3, [r7, #22]
			else if(speedValue < MIN_SPEED)
			{
				speedValue = MIN_SPEED;
			}

			int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "Wait\r\n");
 8002338:	4a60      	ldr	r2, [pc, #384]	; (80024bc <Shell_Loop+0x2d0>)
 800233a:	2140      	movs	r1, #64	; 0x40
 800233c:	485d      	ldr	r0, [pc, #372]	; (80024b4 <Shell_Loop+0x2c8>)
 800233e:	f008 f817 	bl	800a370 <sniprintf>
 8002342:	60b8      	str	r0, [r7, #8]
			HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	b29a      	uxth	r2, r3
 8002348:	f04f 33ff 	mov.w	r3, #4294967295
 800234c:	4959      	ldr	r1, [pc, #356]	; (80024b4 <Shell_Loop+0x2c8>)
 800234e:	484c      	ldr	r0, [pc, #304]	; (8002480 <Shell_Loop+0x294>)
 8002350:	f005 fa41 	bl	80077d6 <HAL_UART_Transmit>

			while(currentSpeed != speedValue)
 8002354:	e03c      	b.n	80023d0 <Shell_Loop+0x1e4>
			{
				if(currentSpeed > speedValue)
 8002356:	4b5a      	ldr	r3, [pc, #360]	; (80024c0 <Shell_Loop+0x2d4>)
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	8afa      	ldrh	r2, [r7, #22]
 800235c:	429a      	cmp	r2, r3
 800235e:	d206      	bcs.n	800236e <Shell_Loop+0x182>
				{
					currentSpeed--;
 8002360:	4b57      	ldr	r3, [pc, #348]	; (80024c0 <Shell_Loop+0x2d4>)
 8002362:	881b      	ldrh	r3, [r3, #0]
 8002364:	3b01      	subs	r3, #1
 8002366:	b29a      	uxth	r2, r3
 8002368:	4b55      	ldr	r3, [pc, #340]	; (80024c0 <Shell_Loop+0x2d4>)
 800236a:	801a      	strh	r2, [r3, #0]
 800236c:	e00a      	b.n	8002384 <Shell_Loop+0x198>
				}
				else if(currentSpeed < speedValue)
 800236e:	4b54      	ldr	r3, [pc, #336]	; (80024c0 <Shell_Loop+0x2d4>)
 8002370:	881b      	ldrh	r3, [r3, #0]
 8002372:	8afa      	ldrh	r2, [r7, #22]
 8002374:	429a      	cmp	r2, r3
 8002376:	d905      	bls.n	8002384 <Shell_Loop+0x198>
				{
					currentSpeed++;
 8002378:	4b51      	ldr	r3, [pc, #324]	; (80024c0 <Shell_Loop+0x2d4>)
 800237a:	881b      	ldrh	r3, [r3, #0]
 800237c:	3301      	adds	r3, #1
 800237e:	b29a      	uxth	r2, r3
 8002380:	4b4f      	ldr	r3, [pc, #316]	; (80024c0 <Shell_Loop+0x2d4>)
 8002382:	801a      	strh	r2, [r3, #0]
				}

				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (MAX_DUTY_CYCLE * currentSpeed)/100);
 8002384:	4b4e      	ldr	r3, [pc, #312]	; (80024c0 <Shell_Loop+0x2d4>)
 8002386:	881b      	ldrh	r3, [r3, #0]
 8002388:	461a      	mov	r2, r3
 800238a:	f241 0399 	movw	r3, #4249	; 0x1099
 800238e:	fb02 f303 	mul.w	r3, r2, r3
 8002392:	4a4c      	ldr	r2, [pc, #304]	; (80024c4 <Shell_Loop+0x2d8>)
 8002394:	fb82 1203 	smull	r1, r2, r2, r3
 8002398:	1152      	asrs	r2, r2, #5
 800239a:	17db      	asrs	r3, r3, #31
 800239c:	1ad2      	subs	r2, r2, r3
 800239e:	4b4a      	ldr	r3, [pc, #296]	; (80024c8 <Shell_Loop+0x2dc>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	635a      	str	r2, [r3, #52]	; 0x34
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, MAX_DUTY_CYCLE - (MAX_DUTY_CYCLE * currentSpeed)/100);
 80023a4:	4b46      	ldr	r3, [pc, #280]	; (80024c0 <Shell_Loop+0x2d4>)
 80023a6:	881b      	ldrh	r3, [r3, #0]
 80023a8:	461a      	mov	r2, r3
 80023aa:	f241 0399 	movw	r3, #4249	; 0x1099
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
 80023b2:	4a44      	ldr	r2, [pc, #272]	; (80024c4 <Shell_Loop+0x2d8>)
 80023b4:	fb82 1203 	smull	r1, r2, r2, r3
 80023b8:	1152      	asrs	r2, r2, #5
 80023ba:	17db      	asrs	r3, r3, #31
 80023bc:	1a9b      	subs	r3, r3, r2
 80023be:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80023c2:	3319      	adds	r3, #25
 80023c4:	4a40      	ldr	r2, [pc, #256]	; (80024c8 <Shell_Loop+0x2dc>)
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	6393      	str	r3, [r2, #56]	; 0x38

				HAL_Delay(100);
 80023ca:	2064      	movs	r0, #100	; 0x64
 80023cc:	f000 f98c 	bl	80026e8 <HAL_Delay>
			while(currentSpeed != speedValue)
 80023d0:	4b3b      	ldr	r3, [pc, #236]	; (80024c0 <Shell_Loop+0x2d4>)
 80023d2:	881b      	ldrh	r3, [r3, #0]
 80023d4:	8afa      	ldrh	r2, [r7, #22]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d1bd      	bne.n	8002356 <Shell_Loop+0x16a>
 80023da:	e0e6      	b.n	80025aa <Shell_Loop+0x3be>
			}
		}
		else if(strcmp(argv[0], "start") == 0)
 80023dc:	4b2e      	ldr	r3, [pc, #184]	; (8002498 <Shell_Loop+0x2ac>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	493a      	ldr	r1, [pc, #232]	; (80024cc <Shell_Loop+0x2e0>)
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7fd ff1c 	bl	8000220 <strcmp>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d172      	bne.n	80024d4 <Shell_Loop+0x2e8>
		{
			if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 80023ee:	2100      	movs	r1, #0
 80023f0:	4835      	ldr	r0, [pc, #212]	; (80024c8 <Shell_Loop+0x2dc>)
 80023f2:	f003 fd49 	bl	8005e88 <HAL_TIM_PWM_Start>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d006      	beq.n	800240a <Shell_Loop+0x21e>
			{
				HAL_UART_Transmit(&huart2, errorMsg, sizeof(errorMsg), HAL_MAX_DELAY);
 80023fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002400:	2206      	movs	r2, #6
 8002402:	4933      	ldr	r1, [pc, #204]	; (80024d0 <Shell_Loop+0x2e4>)
 8002404:	481e      	ldr	r0, [pc, #120]	; (8002480 <Shell_Loop+0x294>)
 8002406:	f005 f9e6 	bl	80077d6 <HAL_UART_Transmit>
			}
			if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 800240a:	2100      	movs	r1, #0
 800240c:	482e      	ldr	r0, [pc, #184]	; (80024c8 <Shell_Loop+0x2dc>)
 800240e:	f004 febf 	bl	8007190 <HAL_TIMEx_PWMN_Start>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d006      	beq.n	8002426 <Shell_Loop+0x23a>
			{
				HAL_UART_Transmit(&huart2, errorMsg, sizeof(errorMsg), HAL_MAX_DELAY);
 8002418:	f04f 33ff 	mov.w	r3, #4294967295
 800241c:	2206      	movs	r2, #6
 800241e:	492c      	ldr	r1, [pc, #176]	; (80024d0 <Shell_Loop+0x2e4>)
 8002420:	4817      	ldr	r0, [pc, #92]	; (8002480 <Shell_Loop+0x294>)
 8002422:	f005 f9d8 	bl	80077d6 <HAL_UART_Transmit>
			}
			if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK)
 8002426:	2104      	movs	r1, #4
 8002428:	4827      	ldr	r0, [pc, #156]	; (80024c8 <Shell_Loop+0x2dc>)
 800242a:	f003 fd2d 	bl	8005e88 <HAL_TIM_PWM_Start>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d006      	beq.n	8002442 <Shell_Loop+0x256>
			{
				HAL_UART_Transmit(&huart2, errorMsg, sizeof(errorMsg), HAL_MAX_DELAY);
 8002434:	f04f 33ff 	mov.w	r3, #4294967295
 8002438:	2206      	movs	r2, #6
 800243a:	4925      	ldr	r1, [pc, #148]	; (80024d0 <Shell_Loop+0x2e4>)
 800243c:	4810      	ldr	r0, [pc, #64]	; (8002480 <Shell_Loop+0x294>)
 800243e:	f005 f9ca 	bl	80077d6 <HAL_UART_Transmit>
			}
			if(HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2) != HAL_OK)
 8002442:	2104      	movs	r1, #4
 8002444:	4820      	ldr	r0, [pc, #128]	; (80024c8 <Shell_Loop+0x2dc>)
 8002446:	f004 fea3 	bl	8007190 <HAL_TIMEx_PWMN_Start>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d006      	beq.n	800245e <Shell_Loop+0x272>
			{
				HAL_UART_Transmit(&huart2, errorMsg, sizeof(errorMsg), HAL_MAX_DELAY);
 8002450:	f04f 33ff 	mov.w	r3, #4294967295
 8002454:	2206      	movs	r2, #6
 8002456:	491e      	ldr	r1, [pc, #120]	; (80024d0 <Shell_Loop+0x2e4>)
 8002458:	4809      	ldr	r0, [pc, #36]	; (8002480 <Shell_Loop+0x294>)
 800245a:	f005 f9bc 	bl	80077d6 <HAL_UART_Transmit>
			}
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, MAX_DUTY_CYCLE / 2);
 800245e:	4b1a      	ldr	r3, [pc, #104]	; (80024c8 <Shell_Loop+0x2dc>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f640 024c 	movw	r2, #2124	; 0x84c
 8002466:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, MAX_DUTY_CYCLE / 2);
 8002468:	4b17      	ldr	r3, [pc, #92]	; (80024c8 <Shell_Loop+0x2dc>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f640 024c 	movw	r2, #2124	; 0x84c
 8002470:	639a      	str	r2, [r3, #56]	; 0x38
 8002472:	e09a      	b.n	80025aa <Shell_Loop+0x3be>
 8002474:	20000668 	.word	0x20000668
 8002478:	2000066c 	.word	0x2000066c
 800247c:	20000088 	.word	0x20000088
 8002480:	20000548 	.word	0x20000548
 8002484:	200006f0 	.word	0x200006f0
 8002488:	200006b0 	.word	0x200006b0
 800248c:	20000718 	.word	0x20000718
 8002490:	0800c720 	.word	0x0800c720
 8002494:	2000071c 	.word	0x2000071c
 8002498:	200006f4 	.word	0x200006f4
 800249c:	20000720 	.word	0x20000720
 80024a0:	2000008c 	.word	0x2000008c
 80024a4:	0800c724 	.word	0x0800c724
 80024a8:	200000a4 	.word	0x200000a4
 80024ac:	0800c734 	.word	0x0800c734
 80024b0:	0800c73c 	.word	0x0800c73c
 80024b4:	20000670 	.word	0x20000670
 80024b8:	0800c764 	.word	0x0800c764
 80024bc:	0800c76c 	.word	0x0800c76c
 80024c0:	200000c6 	.word	0x200000c6
 80024c4:	51eb851f 	.word	0x51eb851f
 80024c8:	200004b0 	.word	0x200004b0
 80024cc:	0800c774 	.word	0x0800c774
 80024d0:	200000c0 	.word	0x200000c0
		}
		else if(strcmp(argv[0], "stop") == 0)
 80024d4:	4b3c      	ldr	r3, [pc, #240]	; (80025c8 <Shell_Loop+0x3dc>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	493c      	ldr	r1, [pc, #240]	; (80025cc <Shell_Loop+0x3e0>)
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fd fea0 	bl	8000220 <strcmp>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d110      	bne.n	8002508 <Shell_Loop+0x31c>
		{
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80024e6:	2100      	movs	r1, #0
 80024e8:	4839      	ldr	r0, [pc, #228]	; (80025d0 <Shell_Loop+0x3e4>)
 80024ea:	f003 fddf 	bl	80060ac <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80024ee:	2100      	movs	r1, #0
 80024f0:	4837      	ldr	r0, [pc, #220]	; (80025d0 <Shell_Loop+0x3e4>)
 80024f2:	f004 ff0f 	bl	8007314 <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80024f6:	2104      	movs	r1, #4
 80024f8:	4835      	ldr	r0, [pc, #212]	; (80025d0 <Shell_Loop+0x3e4>)
 80024fa:	f003 fdd7 	bl	80060ac <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80024fe:	2104      	movs	r1, #4
 8002500:	4833      	ldr	r0, [pc, #204]	; (80025d0 <Shell_Loop+0x3e4>)
 8002502:	f004 ff07 	bl	8007314 <HAL_TIMEx_PWMN_Stop>
 8002506:	e050      	b.n	80025aa <Shell_Loop+0x3be>
		}
		else if(strcmp(argv[0], "readADC") == 0)
 8002508:	4b2f      	ldr	r3, [pc, #188]	; (80025c8 <Shell_Loop+0x3dc>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4931      	ldr	r1, [pc, #196]	; (80025d4 <Shell_Loop+0x3e8>)
 800250e:	4618      	mov	r0, r3
 8002510:	f7fd fe86 	bl	8000220 <strcmp>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d140      	bne.n	800259c <Shell_Loop+0x3b0>
		{
			if(strcmp(argv[1], "U") == 0)
 800251a:	4b2b      	ldr	r3, [pc, #172]	; (80025c8 <Shell_Loop+0x3dc>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	492e      	ldr	r1, [pc, #184]	; (80025d8 <Shell_Loop+0x3ec>)
 8002520:	4618      	mov	r0, r3
 8002522:	f7fd fe7d 	bl	8000220 <strcmp>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d116      	bne.n	800255a <Shell_Loop+0x36e>
			{
				int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "%f\r\n", adcValue[0]);
 800252c:	4b2b      	ldr	r3, [pc, #172]	; (80025dc <Shell_Loop+0x3f0>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7fe f841 	bl	80005b8 <__aeabi_f2d>
 8002536:	4602      	mov	r2, r0
 8002538:	460b      	mov	r3, r1
 800253a:	e9cd 2300 	strd	r2, r3, [sp]
 800253e:	4a28      	ldr	r2, [pc, #160]	; (80025e0 <Shell_Loop+0x3f4>)
 8002540:	2140      	movs	r1, #64	; 0x40
 8002542:	4828      	ldr	r0, [pc, #160]	; (80025e4 <Shell_Loop+0x3f8>)
 8002544:	f007 ff14 	bl	800a370 <sniprintf>
 8002548:	6138      	str	r0, [r7, #16]
				HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	b29a      	uxth	r2, r3
 800254e:	f04f 33ff 	mov.w	r3, #4294967295
 8002552:	4924      	ldr	r1, [pc, #144]	; (80025e4 <Shell_Loop+0x3f8>)
 8002554:	4824      	ldr	r0, [pc, #144]	; (80025e8 <Shell_Loop+0x3fc>)
 8002556:	f005 f93e 	bl	80077d6 <HAL_UART_Transmit>
			}
			if(strcmp(argv[1], "V") == 0)
 800255a:	4b1b      	ldr	r3, [pc, #108]	; (80025c8 <Shell_Loop+0x3dc>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	4923      	ldr	r1, [pc, #140]	; (80025ec <Shell_Loop+0x400>)
 8002560:	4618      	mov	r0, r3
 8002562:	f7fd fe5d 	bl	8000220 <strcmp>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d11e      	bne.n	80025aa <Shell_Loop+0x3be>
			{
				int uartTxStringLength = snprintf((char *)uartTxBuffer, UART_TX_BUFFER_SIZE, "%f\r\n", adcValue[1]);
 800256c:	4b1b      	ldr	r3, [pc, #108]	; (80025dc <Shell_Loop+0x3f0>)
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	4618      	mov	r0, r3
 8002572:	f7fe f821 	bl	80005b8 <__aeabi_f2d>
 8002576:	4602      	mov	r2, r0
 8002578:	460b      	mov	r3, r1
 800257a:	e9cd 2300 	strd	r2, r3, [sp]
 800257e:	4a18      	ldr	r2, [pc, #96]	; (80025e0 <Shell_Loop+0x3f4>)
 8002580:	2140      	movs	r1, #64	; 0x40
 8002582:	4818      	ldr	r0, [pc, #96]	; (80025e4 <Shell_Loop+0x3f8>)
 8002584:	f007 fef4 	bl	800a370 <sniprintf>
 8002588:	60f8      	str	r0, [r7, #12]
				HAL_UART_Transmit(&huart2, uartTxBuffer, uartTxStringLength, HAL_MAX_DELAY);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	b29a      	uxth	r2, r3
 800258e:	f04f 33ff 	mov.w	r3, #4294967295
 8002592:	4914      	ldr	r1, [pc, #80]	; (80025e4 <Shell_Loop+0x3f8>)
 8002594:	4814      	ldr	r0, [pc, #80]	; (80025e8 <Shell_Loop+0x3fc>)
 8002596:	f005 f91e 	bl	80077d6 <HAL_UART_Transmit>
 800259a:	e006      	b.n	80025aa <Shell_Loop+0x3be>
			}
		}
		else{
			HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 800259c:	f04f 33ff 	mov.w	r3, #4294967295
 80025a0:	2214      	movs	r2, #20
 80025a2:	4913      	ldr	r1, [pc, #76]	; (80025f0 <Shell_Loop+0x404>)
 80025a4:	4810      	ldr	r0, [pc, #64]	; (80025e8 <Shell_Loop+0x3fc>)
 80025a6:	f005 f916 	bl	80077d6 <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80025aa:	f04f 33ff 	mov.w	r3, #4294967295
 80025ae:	221c      	movs	r2, #28
 80025b0:	4910      	ldr	r1, [pc, #64]	; (80025f4 <Shell_Loop+0x408>)
 80025b2:	480d      	ldr	r0, [pc, #52]	; (80025e8 <Shell_Loop+0x3fc>)
 80025b4:	f005 f90f 	bl	80077d6 <HAL_UART_Transmit>
		newCmdReady = 0;
 80025b8:	4b0f      	ldr	r3, [pc, #60]	; (80025f8 <Shell_Loop+0x40c>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
	}
}
 80025be:	bf00      	nop
 80025c0:	3718      	adds	r7, #24
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200006f4 	.word	0x200006f4
 80025cc:	0800c77c 	.word	0x0800c77c
 80025d0:	200004b0 	.word	0x200004b0
 80025d4:	0800c784 	.word	0x0800c784
 80025d8:	0800c78c 	.word	0x0800c78c
 80025dc:	20000458 	.word	0x20000458
 80025e0:	0800c790 	.word	0x0800c790
 80025e4:	20000670 	.word	0x20000670
 80025e8:	20000548 	.word	0x20000548
 80025ec:	0800c798 	.word	0x0800c798
 80025f0:	20000090 	.word	0x20000090
 80025f4:	20000004 	.word	0x20000004
 80025f8:	20000720 	.word	0x20000720

080025fc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart){
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8002604:	4b05      	ldr	r3, [pc, #20]	; (800261c <HAL_UART_RxCpltCallback+0x20>)
 8002606:	2201      	movs	r2, #1
 8002608:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800260a:	2201      	movs	r2, #1
 800260c:	4904      	ldr	r1, [pc, #16]	; (8002620 <HAL_UART_RxCpltCallback+0x24>)
 800260e:	4805      	ldr	r0, [pc, #20]	; (8002624 <HAL_UART_RxCpltCallback+0x28>)
 8002610:	f005 f978 	bl	8007904 <HAL_UART_Receive_IT>
}
 8002614:	bf00      	nop
 8002616:	3708      	adds	r7, #8
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	20000668 	.word	0x20000668
 8002620:	2000066c 	.word	0x2000066c
 8002624:	20000548 	.word	0x20000548

08002628 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002628:	480d      	ldr	r0, [pc, #52]	; (8002660 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800262a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800262c:	480d      	ldr	r0, [pc, #52]	; (8002664 <LoopForever+0x6>)
  ldr r1, =_edata
 800262e:	490e      	ldr	r1, [pc, #56]	; (8002668 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002630:	4a0e      	ldr	r2, [pc, #56]	; (800266c <LoopForever+0xe>)
  movs r3, #0
 8002632:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002634:	e002      	b.n	800263c <LoopCopyDataInit>

08002636 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002636:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002638:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800263a:	3304      	adds	r3, #4

0800263c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800263c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800263e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002640:	d3f9      	bcc.n	8002636 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002642:	4a0b      	ldr	r2, [pc, #44]	; (8002670 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002644:	4c0b      	ldr	r4, [pc, #44]	; (8002674 <LoopForever+0x16>)
  movs r3, #0
 8002646:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002648:	e001      	b.n	800264e <LoopFillZerobss>

0800264a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800264a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800264c:	3204      	adds	r2, #4

0800264e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800264e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002650:	d3fb      	bcc.n	800264a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002652:	f7ff fa4f 	bl	8001af4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002656:	f007 ffb7 	bl	800a5c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800265a:	f7fe ffed 	bl	8001638 <main>

0800265e <LoopForever>:

LoopForever:
    b LoopForever
 800265e:	e7fe      	b.n	800265e <LoopForever>
  ldr   r0, =_estack
 8002660:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002664:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002668:	20000298 	.word	0x20000298
  ldr r2, =_sidata
 800266c:	0800cbb8 	.word	0x0800cbb8
  ldr r2, =_sbss
 8002670:	20000298 	.word	0x20000298
  ldr r4, =_ebss
 8002674:	20000874 	.word	0x20000874

08002678 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002678:	e7fe      	b.n	8002678 <ADC1_2_IRQHandler>

0800267a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002684:	2003      	movs	r0, #3
 8002686:	f001 fd42 	bl	800410e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800268a:	200f      	movs	r0, #15
 800268c:	f7ff f890 	bl	80017b0 <HAL_InitTick>
 8002690:	4603      	mov	r3, r0
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	71fb      	strb	r3, [r7, #7]
 800269a:	e001      	b.n	80026a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800269c:	f7ff f864 	bl	8001768 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026a0:	79fb      	ldrb	r3, [r7, #7]

}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
	...

080026ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026b0:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <HAL_IncTick+0x1c>)
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	4b05      	ldr	r3, [pc, #20]	; (80026cc <HAL_IncTick+0x20>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4413      	add	r3, r2
 80026ba:	4a03      	ldr	r2, [pc, #12]	; (80026c8 <HAL_IncTick+0x1c>)
 80026bc:	6013      	str	r3, [r2, #0]
}
 80026be:	bf00      	nop
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	20000724 	.word	0x20000724
 80026cc:	200000cc 	.word	0x200000cc

080026d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0
  return uwTick;
 80026d4:	4b03      	ldr	r3, [pc, #12]	; (80026e4 <HAL_GetTick+0x14>)
 80026d6:	681b      	ldr	r3, [r3, #0]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	20000724 	.word	0x20000724

080026e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026f0:	f7ff ffee 	bl	80026d0 <HAL_GetTick>
 80026f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002700:	d004      	beq.n	800270c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002702:	4b09      	ldr	r3, [pc, #36]	; (8002728 <HAL_Delay+0x40>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	4413      	add	r3, r2
 800270a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800270c:	bf00      	nop
 800270e:	f7ff ffdf 	bl	80026d0 <HAL_GetTick>
 8002712:	4602      	mov	r2, r0
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	1ad3      	subs	r3, r2, r3
 8002718:	68fa      	ldr	r2, [r7, #12]
 800271a:	429a      	cmp	r2, r3
 800271c:	d8f7      	bhi.n	800270e <HAL_Delay+0x26>
  {
  }
}
 800271e:	bf00      	nop
 8002720:	bf00      	nop
 8002722:	3710      	adds	r7, #16
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	200000cc 	.word	0x200000cc

0800272c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	431a      	orrs	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	609a      	str	r2, [r3, #8]
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
 800275a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	609a      	str	r2, [r3, #8]
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002788:	4618      	mov	r0, r3
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002794:	b480      	push	{r7}
 8002796:	b087      	sub	sp, #28
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
 80027a0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	3360      	adds	r3, #96	; 0x60
 80027a6:	461a      	mov	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <LL_ADC_SetOffset+0x44>)
 80027b6:	4013      	ands	r3, r2
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	430a      	orrs	r2, r1
 80027c2:	4313      	orrs	r3, r2
 80027c4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80027cc:	bf00      	nop
 80027ce:	371c      	adds	r7, #28
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	03fff000 	.word	0x03fff000

080027dc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	3360      	adds	r3, #96	; 0x60
 80027ea:	461a      	mov	r2, r3
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002808:	b480      	push	{r7}
 800280a:	b087      	sub	sp, #28
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	3360      	adds	r3, #96	; 0x60
 8002818:	461a      	mov	r2, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	431a      	orrs	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002832:	bf00      	nop
 8002834:	371c      	adds	r7, #28
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800283e:	b480      	push	{r7}
 8002840:	b087      	sub	sp, #28
 8002842:	af00      	add	r7, sp, #0
 8002844:	60f8      	str	r0, [r7, #12]
 8002846:	60b9      	str	r1, [r7, #8]
 8002848:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	3360      	adds	r3, #96	; 0x60
 800284e:	461a      	mov	r2, r3
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	4413      	add	r3, r2
 8002856:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	431a      	orrs	r2, r3
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002868:	bf00      	nop
 800286a:	371c      	adds	r7, #28
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002874:	b480      	push	{r7}
 8002876:	b087      	sub	sp, #28
 8002878:	af00      	add	r7, sp, #0
 800287a:	60f8      	str	r0, [r7, #12]
 800287c:	60b9      	str	r1, [r7, #8]
 800287e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	3360      	adds	r3, #96	; 0x60
 8002884:	461a      	mov	r2, r3
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	431a      	orrs	r2, r3
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800289e:	bf00      	nop
 80028a0:	371c      	adds	r7, #28
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b083      	sub	sp, #12
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
 80028b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	695b      	ldr	r3, [r3, #20]
 80028b8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	431a      	orrs	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	615a      	str	r2, [r3, #20]
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d101      	bne.n	80028e8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80028e4:	2301      	movs	r3, #1
 80028e6:	e000      	b.n	80028ea <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b087      	sub	sp, #28
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	60f8      	str	r0, [r7, #12]
 80028fe:	60b9      	str	r1, [r7, #8]
 8002900:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	3330      	adds	r3, #48	; 0x30
 8002906:	461a      	mov	r2, r3
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	0a1b      	lsrs	r3, r3, #8
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	f003 030c 	and.w	r3, r3, #12
 8002912:	4413      	add	r3, r2
 8002914:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	f003 031f 	and.w	r3, r3, #31
 8002920:	211f      	movs	r1, #31
 8002922:	fa01 f303 	lsl.w	r3, r1, r3
 8002926:	43db      	mvns	r3, r3
 8002928:	401a      	ands	r2, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	0e9b      	lsrs	r3, r3, #26
 800292e:	f003 011f 	and.w	r1, r3, #31
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	f003 031f 	and.w	r3, r3, #31
 8002938:	fa01 f303 	lsl.w	r3, r1, r3
 800293c:	431a      	orrs	r2, r3
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002942:	bf00      	nop
 8002944:	371c      	adds	r7, #28
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800294e:	b480      	push	{r7}
 8002950:	b087      	sub	sp, #28
 8002952:	af00      	add	r7, sp, #0
 8002954:	60f8      	str	r0, [r7, #12]
 8002956:	60b9      	str	r1, [r7, #8]
 8002958:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	3314      	adds	r3, #20
 800295e:	461a      	mov	r2, r3
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	0e5b      	lsrs	r3, r3, #25
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	f003 0304 	and.w	r3, r3, #4
 800296a:	4413      	add	r3, r2
 800296c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	0d1b      	lsrs	r3, r3, #20
 8002976:	f003 031f 	and.w	r3, r3, #31
 800297a:	2107      	movs	r1, #7
 800297c:	fa01 f303 	lsl.w	r3, r1, r3
 8002980:	43db      	mvns	r3, r3
 8002982:	401a      	ands	r2, r3
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	0d1b      	lsrs	r3, r3, #20
 8002988:	f003 031f 	and.w	r3, r3, #31
 800298c:	6879      	ldr	r1, [r7, #4]
 800298e:	fa01 f303 	lsl.w	r3, r1, r3
 8002992:	431a      	orrs	r2, r3
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002998:	bf00      	nop
 800299a:	371c      	adds	r7, #28
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a0f      	ldr	r2, [pc, #60]	; (80029f0 <LL_ADC_SetChannelSingleDiff+0x4c>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d10a      	bne.n	80029ce <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029c4:	431a      	orrs	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 80029cc:	e00a      	b.n	80029e4 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029da:	43db      	mvns	r3, r3
 80029dc:	401a      	ands	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80029e4:	bf00      	nop
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr
 80029f0:	407f0000 	.word	0x407f0000

080029f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 031f 	and.w	r3, r3, #31
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002a20:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	6093      	str	r3, [r2, #8]
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr

08002a34 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a48:	d101      	bne.n	8002a4e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e000      	b.n	8002a50 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002a6c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a70:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a98:	d101      	bne.n	8002a9e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	370c      	adds	r7, #12
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr

08002aac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002abc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ac0:	f043 0201 	orr.w	r2, r3, #1
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ae4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ae8:	f043 0202 	orr.w	r2, r3, #2
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <LL_ADC_IsEnabled+0x18>
 8002b10:	2301      	movs	r3, #1
 8002b12:	e000      	b.n	8002b16 <LL_ADC_IsEnabled+0x1a>
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr

08002b22 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002b22:	b480      	push	{r7}
 8002b24:	b083      	sub	sp, #12
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d101      	bne.n	8002b3a <LL_ADC_IsDisableOngoing+0x18>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <LL_ADC_IsDisableOngoing+0x1a>
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b5c:	f043 0204 	orr.w	r2, r3, #4
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b64:	bf00      	nop
 8002b66:	370c      	adds	r7, #12
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	2b04      	cmp	r3, #4
 8002b82:	d101      	bne.n	8002b88 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b84:	2301      	movs	r3, #1
 8002b86:	e000      	b.n	8002b8a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr

08002b96 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002b96:	b480      	push	{r7}
 8002b98:	b083      	sub	sp, #12
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b08      	cmp	r3, #8
 8002ba8:	d101      	bne.n	8002bae <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002baa:	2301      	movs	r3, #1
 8002bac:	e000      	b.n	8002bb0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002bbc:	b590      	push	{r4, r7, lr}
 8002bbe:	b089      	sub	sp, #36	; 0x24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e1af      	b.n	8002f36 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d109      	bne.n	8002bf8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7fe fa77 	bl	80010d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff ff19 	bl	8002a34 <LL_ADC_IsDeepPowerDownEnabled>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d004      	beq.n	8002c12 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff feff 	bl	8002a10 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7ff ff34 	bl	8002a84 <LL_ADC_IsInternalRegulatorEnabled>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d115      	bne.n	8002c4e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff ff18 	bl	8002a5c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c2c:	4b9f      	ldr	r3, [pc, #636]	; (8002eac <HAL_ADC_Init+0x2f0>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	099b      	lsrs	r3, r3, #6
 8002c32:	4a9f      	ldr	r2, [pc, #636]	; (8002eb0 <HAL_ADC_Init+0x2f4>)
 8002c34:	fba2 2303 	umull	r2, r3, r2, r3
 8002c38:	099b      	lsrs	r3, r3, #6
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c40:	e002      	b.n	8002c48 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	3b01      	subs	r3, #1
 8002c46:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d1f9      	bne.n	8002c42 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff ff16 	bl	8002a84 <LL_ADC_IsInternalRegulatorEnabled>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d10d      	bne.n	8002c7a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c62:	f043 0210 	orr.w	r2, r3, #16
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c6e:	f043 0201 	orr.w	r2, r3, #1
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff ff76 	bl	8002b70 <LL_ADC_REG_IsConversionOngoing>
 8002c84:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c8a:	f003 0310 	and.w	r3, r3, #16
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f040 8148 	bne.w	8002f24 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f040 8144 	bne.w	8002f24 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ca0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ca4:	f043 0202 	orr.w	r2, r3, #2
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff ff23 	bl	8002afc <LL_ADC_IsEnabled>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d141      	bne.n	8002d40 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cc4:	d004      	beq.n	8002cd0 <HAL_ADC_Init+0x114>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a7a      	ldr	r2, [pc, #488]	; (8002eb4 <HAL_ADC_Init+0x2f8>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d10f      	bne.n	8002cf0 <HAL_ADC_Init+0x134>
 8002cd0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002cd4:	f7ff ff12 	bl	8002afc <LL_ADC_IsEnabled>
 8002cd8:	4604      	mov	r4, r0
 8002cda:	4876      	ldr	r0, [pc, #472]	; (8002eb4 <HAL_ADC_Init+0x2f8>)
 8002cdc:	f7ff ff0e 	bl	8002afc <LL_ADC_IsEnabled>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	4323      	orrs	r3, r4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	bf0c      	ite	eq
 8002ce8:	2301      	moveq	r3, #1
 8002cea:	2300      	movne	r3, #0
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	e012      	b.n	8002d16 <HAL_ADC_Init+0x15a>
 8002cf0:	4871      	ldr	r0, [pc, #452]	; (8002eb8 <HAL_ADC_Init+0x2fc>)
 8002cf2:	f7ff ff03 	bl	8002afc <LL_ADC_IsEnabled>
 8002cf6:	4604      	mov	r4, r0
 8002cf8:	4870      	ldr	r0, [pc, #448]	; (8002ebc <HAL_ADC_Init+0x300>)
 8002cfa:	f7ff feff 	bl	8002afc <LL_ADC_IsEnabled>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	431c      	orrs	r4, r3
 8002d02:	486f      	ldr	r0, [pc, #444]	; (8002ec0 <HAL_ADC_Init+0x304>)
 8002d04:	f7ff fefa 	bl	8002afc <LL_ADC_IsEnabled>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	4323      	orrs	r3, r4
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	bf0c      	ite	eq
 8002d10:	2301      	moveq	r3, #1
 8002d12:	2300      	movne	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d012      	beq.n	8002d40 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d22:	d004      	beq.n	8002d2e <HAL_ADC_Init+0x172>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a62      	ldr	r2, [pc, #392]	; (8002eb4 <HAL_ADC_Init+0x2f8>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d101      	bne.n	8002d32 <HAL_ADC_Init+0x176>
 8002d2e:	4a65      	ldr	r2, [pc, #404]	; (8002ec4 <HAL_ADC_Init+0x308>)
 8002d30:	e000      	b.n	8002d34 <HAL_ADC_Init+0x178>
 8002d32:	4a65      	ldr	r2, [pc, #404]	; (8002ec8 <HAL_ADC_Init+0x30c>)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	f7ff fcf6 	bl	800272c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	7f5b      	ldrb	r3, [r3, #29]
 8002d44:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d4a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002d50:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002d56:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d5e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d60:	4313      	orrs	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d106      	bne.n	8002d7c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d72:	3b01      	subs	r3, #1
 8002d74:	045b      	lsls	r3, r3, #17
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d009      	beq.n	8002d98 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d88:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d90:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	4b4b      	ldr	r3, [pc, #300]	; (8002ecc <HAL_ADC_Init+0x310>)
 8002da0:	4013      	ands	r3, r2
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6812      	ldr	r2, [r2, #0]
 8002da6:	69b9      	ldr	r1, [r7, #24]
 8002da8:	430b      	orrs	r3, r1
 8002daa:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	691b      	ldr	r3, [r3, #16]
 8002db2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff fed2 	bl	8002b70 <LL_ADC_REG_IsConversionOngoing>
 8002dcc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff fedf 	bl	8002b96 <LL_ADC_INJ_IsConversionOngoing>
 8002dd8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d17f      	bne.n	8002ee0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d17c      	bne.n	8002ee0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dea:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002df2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002df4:	4313      	orrs	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e02:	f023 0302 	bic.w	r3, r3, #2
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	69b9      	ldr	r1, [r7, #24]
 8002e0c:	430b      	orrs	r3, r1
 8002e0e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d017      	beq.n	8002e48 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	691a      	ldr	r2, [r3, #16]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002e26:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002e30:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002e34:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	6911      	ldr	r1, [r2, #16]
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6812      	ldr	r2, [r2, #0]
 8002e40:	430b      	orrs	r3, r1
 8002e42:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002e46:	e013      	b.n	8002e70 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691a      	ldr	r2, [r3, #16]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e56:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002e68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e6c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d12a      	bne.n	8002ed0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002e84:	f023 0304 	bic.w	r3, r3, #4
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002e90:	4311      	orrs	r1, r2
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002e96:	4311      	orrs	r1, r2
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	431a      	orrs	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f042 0201 	orr.w	r2, r2, #1
 8002ea8:	611a      	str	r2, [r3, #16]
 8002eaa:	e019      	b.n	8002ee0 <HAL_ADC_Init+0x324>
 8002eac:	20000000 	.word	0x20000000
 8002eb0:	053e2d63 	.word	0x053e2d63
 8002eb4:	50000100 	.word	0x50000100
 8002eb8:	50000400 	.word	0x50000400
 8002ebc:	50000500 	.word	0x50000500
 8002ec0:	50000600 	.word	0x50000600
 8002ec4:	50000300 	.word	0x50000300
 8002ec8:	50000700 	.word	0x50000700
 8002ecc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	691a      	ldr	r2, [r3, #16]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f022 0201 	bic.w	r2, r2, #1
 8002ede:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d10c      	bne.n	8002f02 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eee:	f023 010f 	bic.w	r1, r3, #15
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	1e5a      	subs	r2, r3, #1
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	631a      	str	r2, [r3, #48]	; 0x30
 8002f00:	e007      	b.n	8002f12 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 020f 	bic.w	r2, r2, #15
 8002f10:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f16:	f023 0303 	bic.w	r3, r3, #3
 8002f1a:	f043 0201 	orr.w	r2, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	65da      	str	r2, [r3, #92]	; 0x5c
 8002f22:	e007      	b.n	8002f34 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f28:	f043 0210 	orr.w	r2, r3, #16
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002f34:	7ffb      	ldrb	r3, [r7, #31]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3724      	adds	r7, #36	; 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd90      	pop	{r4, r7, pc}
 8002f3e:	bf00      	nop

08002f40 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b086      	sub	sp, #24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f54:	d004      	beq.n	8002f60 <HAL_ADC_Start_DMA+0x20>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a5a      	ldr	r2, [pc, #360]	; (80030c4 <HAL_ADC_Start_DMA+0x184>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d101      	bne.n	8002f64 <HAL_ADC_Start_DMA+0x24>
 8002f60:	4b59      	ldr	r3, [pc, #356]	; (80030c8 <HAL_ADC_Start_DMA+0x188>)
 8002f62:	e000      	b.n	8002f66 <HAL_ADC_Start_DMA+0x26>
 8002f64:	4b59      	ldr	r3, [pc, #356]	; (80030cc <HAL_ADC_Start_DMA+0x18c>)
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7ff fd44 	bl	80029f4 <LL_ADC_GetMultimode>
 8002f6c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff fdfc 	bl	8002b70 <LL_ADC_REG_IsConversionOngoing>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f040 809b 	bne.w	80030b6 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d101      	bne.n	8002f8e <HAL_ADC_Start_DMA+0x4e>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	e096      	b.n	80030bc <HAL_ADC_Start_DMA+0x17c>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a4d      	ldr	r2, [pc, #308]	; (80030d0 <HAL_ADC_Start_DMA+0x190>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d008      	beq.n	8002fb2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d005      	beq.n	8002fb2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	2b05      	cmp	r3, #5
 8002faa:	d002      	beq.n	8002fb2 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	2b09      	cmp	r3, #9
 8002fb0:	d17a      	bne.n	80030a8 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002fb2:	68f8      	ldr	r0, [r7, #12]
 8002fb4:	f000 fcec 	bl	8003990 <ADC_Enable>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002fbc:	7dfb      	ldrb	r3, [r7, #23]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d16d      	bne.n	800309e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fca:	f023 0301 	bic.w	r3, r3, #1
 8002fce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a3a      	ldr	r2, [pc, #232]	; (80030c4 <HAL_ADC_Start_DMA+0x184>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d009      	beq.n	8002ff4 <HAL_ADC_Start_DMA+0xb4>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a3b      	ldr	r2, [pc, #236]	; (80030d4 <HAL_ADC_Start_DMA+0x194>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d002      	beq.n	8002ff0 <HAL_ADC_Start_DMA+0xb0>
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	e003      	b.n	8002ff8 <HAL_ADC_Start_DMA+0xb8>
 8002ff0:	4b39      	ldr	r3, [pc, #228]	; (80030d8 <HAL_ADC_Start_DMA+0x198>)
 8002ff2:	e001      	b.n	8002ff8 <HAL_ADC_Start_DMA+0xb8>
 8002ff4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	6812      	ldr	r2, [r2, #0]
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d002      	beq.n	8003006 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d105      	bne.n	8003012 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003016:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d006      	beq.n	800302c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003022:	f023 0206 	bic.w	r2, r3, #6
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	661a      	str	r2, [r3, #96]	; 0x60
 800302a:	e002      	b.n	8003032 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003036:	4a29      	ldr	r2, [pc, #164]	; (80030dc <HAL_ADC_Start_DMA+0x19c>)
 8003038:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303e:	4a28      	ldr	r2, [pc, #160]	; (80030e0 <HAL_ADC_Start_DMA+0x1a0>)
 8003040:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003046:	4a27      	ldr	r2, [pc, #156]	; (80030e4 <HAL_ADC_Start_DMA+0x1a4>)
 8003048:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	221c      	movs	r2, #28
 8003050:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f042 0210 	orr.w	r2, r2, #16
 8003068:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68da      	ldr	r2, [r3, #12]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0201 	orr.w	r2, r2, #1
 8003078:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	3340      	adds	r3, #64	; 0x40
 8003084:	4619      	mov	r1, r3
 8003086:	68ba      	ldr	r2, [r7, #8]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f001 f91b 	bl	80042c4 <HAL_DMA_Start_IT>
 800308e:	4603      	mov	r3, r0
 8003090:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff fd56 	bl	8002b48 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800309c:	e00d      	b.n	80030ba <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80030a6:	e008      	b.n	80030ba <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80030b4:	e001      	b.n	80030ba <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80030b6:	2302      	movs	r3, #2
 80030b8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80030ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3718      	adds	r7, #24
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	50000100 	.word	0x50000100
 80030c8:	50000300 	.word	0x50000300
 80030cc:	50000700 	.word	0x50000700
 80030d0:	50000600 	.word	0x50000600
 80030d4:	50000500 	.word	0x50000500
 80030d8:	50000400 	.word	0x50000400
 80030dc:	08003b13 	.word	0x08003b13
 80030e0:	08003beb 	.word	0x08003beb
 80030e4:	08003c07 	.word	0x08003c07

080030e8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b0b6      	sub	sp, #216	; 0xd8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003120:	2300      	movs	r3, #0
 8003122:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800312a:	2b01      	cmp	r3, #1
 800312c:	d102      	bne.n	8003134 <HAL_ADC_ConfigChannel+0x24>
 800312e:	2302      	movs	r3, #2
 8003130:	f000 bc13 	b.w	800395a <HAL_ADC_ConfigChannel+0x84a>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fd15 	bl	8002b70 <LL_ADC_REG_IsConversionOngoing>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	f040 83f3 	bne.w	8003934 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6818      	ldr	r0, [r3, #0]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	6859      	ldr	r1, [r3, #4]
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	461a      	mov	r2, r3
 800315c:	f7ff fbcb 	bl	80028f6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4618      	mov	r0, r3
 8003166:	f7ff fd03 	bl	8002b70 <LL_ADC_REG_IsConversionOngoing>
 800316a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff fd0f 	bl	8002b96 <LL_ADC_INJ_IsConversionOngoing>
 8003178:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800317c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003180:	2b00      	cmp	r3, #0
 8003182:	f040 81d9 	bne.w	8003538 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003186:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800318a:	2b00      	cmp	r3, #0
 800318c:	f040 81d4 	bne.w	8003538 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003198:	d10f      	bne.n	80031ba <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6818      	ldr	r0, [r3, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2200      	movs	r2, #0
 80031a4:	4619      	mov	r1, r3
 80031a6:	f7ff fbd2 	bl	800294e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff fb79 	bl	80028aa <LL_ADC_SetSamplingTimeCommonConfig>
 80031b8:	e00e      	b.n	80031d8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6818      	ldr	r0, [r3, #0]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	6819      	ldr	r1, [r3, #0]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	461a      	mov	r2, r3
 80031c8:	f7ff fbc1 	bl	800294e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2100      	movs	r1, #0
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff fb69 	bl	80028aa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	695a      	ldr	r2, [r3, #20]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68db      	ldr	r3, [r3, #12]
 80031e2:	08db      	lsrs	r3, r3, #3
 80031e4:	f003 0303 	and.w	r3, r3, #3
 80031e8:	005b      	lsls	r3, r3, #1
 80031ea:	fa02 f303 	lsl.w	r3, r2, r3
 80031ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	d022      	beq.n	8003240 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6818      	ldr	r0, [r3, #0]
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	6919      	ldr	r1, [r3, #16]
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800320a:	f7ff fac3 	bl	8002794 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6818      	ldr	r0, [r3, #0]
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	6919      	ldr	r1, [r3, #16]
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	461a      	mov	r2, r3
 800321c:	f7ff fb0f 	bl	800283e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6818      	ldr	r0, [r3, #0]
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	6919      	ldr	r1, [r3, #16]
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	7f1b      	ldrb	r3, [r3, #28]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d102      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x126>
 8003230:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003234:	e000      	b.n	8003238 <HAL_ADC_ConfigChannel+0x128>
 8003236:	2300      	movs	r3, #0
 8003238:	461a      	mov	r2, r3
 800323a:	f7ff fb1b 	bl	8002874 <LL_ADC_SetOffsetSaturation>
 800323e:	e17b      	b.n	8003538 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2100      	movs	r1, #0
 8003246:	4618      	mov	r0, r3
 8003248:	f7ff fac8 	bl	80027dc <LL_ADC_GetOffsetChannel>
 800324c:	4603      	mov	r3, r0
 800324e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003252:	2b00      	cmp	r3, #0
 8003254:	d10a      	bne.n	800326c <HAL_ADC_ConfigChannel+0x15c>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2100      	movs	r1, #0
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff fabd 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8003262:	4603      	mov	r3, r0
 8003264:	0e9b      	lsrs	r3, r3, #26
 8003266:	f003 021f 	and.w	r2, r3, #31
 800326a:	e01e      	b.n	80032aa <HAL_ADC_ConfigChannel+0x19a>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2100      	movs	r1, #0
 8003272:	4618      	mov	r0, r3
 8003274:	f7ff fab2 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8003278:	4603      	mov	r3, r0
 800327a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800327e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003282:	fa93 f3a3 	rbit	r3, r3
 8003286:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800328a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800328e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003292:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800329a:	2320      	movs	r3, #32
 800329c:	e004      	b.n	80032a8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800329e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80032a2:	fab3 f383 	clz	r3, r3
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d105      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x1b2>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	0e9b      	lsrs	r3, r3, #26
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	e018      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x1e4>
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80032ce:	fa93 f3a3 	rbit	r3, r3
 80032d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80032d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80032da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80032de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80032e6:	2320      	movs	r3, #32
 80032e8:	e004      	b.n	80032f4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80032ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80032ee:	fab3 f383 	clz	r3, r3
 80032f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d106      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2200      	movs	r2, #0
 80032fe:	2100      	movs	r1, #0
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff fa81 	bl	8002808 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2101      	movs	r1, #1
 800330c:	4618      	mov	r0, r3
 800330e:	f7ff fa65 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8003312:	4603      	mov	r3, r0
 8003314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10a      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x222>
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2101      	movs	r1, #1
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff fa5a 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8003328:	4603      	mov	r3, r0
 800332a:	0e9b      	lsrs	r3, r3, #26
 800332c:	f003 021f 	and.w	r2, r3, #31
 8003330:	e01e      	b.n	8003370 <HAL_ADC_ConfigChannel+0x260>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2101      	movs	r1, #1
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff fa4f 	bl	80027dc <LL_ADC_GetOffsetChannel>
 800333e:	4603      	mov	r3, r0
 8003340:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003344:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003348:	fa93 f3a3 	rbit	r3, r3
 800334c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003350:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003354:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003358:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003360:	2320      	movs	r3, #32
 8003362:	e004      	b.n	800336e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003364:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003368:	fab3 f383 	clz	r3, r3
 800336c:	b2db      	uxtb	r3, r3
 800336e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003378:	2b00      	cmp	r3, #0
 800337a:	d105      	bne.n	8003388 <HAL_ADC_ConfigChannel+0x278>
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	0e9b      	lsrs	r3, r3, #26
 8003382:	f003 031f 	and.w	r3, r3, #31
 8003386:	e018      	b.n	80033ba <HAL_ADC_ConfigChannel+0x2aa>
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003390:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003394:	fa93 f3a3 	rbit	r3, r3
 8003398:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800339c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80033a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80033a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80033ac:	2320      	movs	r3, #32
 80033ae:	e004      	b.n	80033ba <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80033b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80033b4:	fab3 f383 	clz	r3, r3
 80033b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d106      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2200      	movs	r2, #0
 80033c4:	2101      	movs	r1, #1
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7ff fa1e 	bl	8002808 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2102      	movs	r1, #2
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7ff fa02 	bl	80027dc <LL_ADC_GetOffsetChannel>
 80033d8:	4603      	mov	r3, r0
 80033da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10a      	bne.n	80033f8 <HAL_ADC_ConfigChannel+0x2e8>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2102      	movs	r1, #2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff f9f7 	bl	80027dc <LL_ADC_GetOffsetChannel>
 80033ee:	4603      	mov	r3, r0
 80033f0:	0e9b      	lsrs	r3, r3, #26
 80033f2:	f003 021f 	and.w	r2, r3, #31
 80033f6:	e01e      	b.n	8003436 <HAL_ADC_ConfigChannel+0x326>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2102      	movs	r1, #2
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff f9ec 	bl	80027dc <LL_ADC_GetOffsetChannel>
 8003404:	4603      	mov	r3, r0
 8003406:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800340e:	fa93 f3a3 	rbit	r3, r3
 8003412:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003416:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800341a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800341e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003426:	2320      	movs	r3, #32
 8003428:	e004      	b.n	8003434 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800342a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800342e:	fab3 f383 	clz	r3, r3
 8003432:	b2db      	uxtb	r3, r3
 8003434:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800343e:	2b00      	cmp	r3, #0
 8003440:	d105      	bne.n	800344e <HAL_ADC_ConfigChannel+0x33e>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	0e9b      	lsrs	r3, r3, #26
 8003448:	f003 031f 	and.w	r3, r3, #31
 800344c:	e016      	b.n	800347c <HAL_ADC_ConfigChannel+0x36c>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003456:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800345a:	fa93 f3a3 	rbit	r3, r3
 800345e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003460:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003462:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003466:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800346e:	2320      	movs	r3, #32
 8003470:	e004      	b.n	800347c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003472:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003476:	fab3 f383 	clz	r3, r3
 800347a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800347c:	429a      	cmp	r2, r3
 800347e:	d106      	bne.n	800348e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2200      	movs	r2, #0
 8003486:	2102      	movs	r1, #2
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff f9bd 	bl	8002808 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2103      	movs	r1, #3
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff f9a1 	bl	80027dc <LL_ADC_GetOffsetChannel>
 800349a:	4603      	mov	r3, r0
 800349c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d10a      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x3aa>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2103      	movs	r1, #3
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7ff f996 	bl	80027dc <LL_ADC_GetOffsetChannel>
 80034b0:	4603      	mov	r3, r0
 80034b2:	0e9b      	lsrs	r3, r3, #26
 80034b4:	f003 021f 	and.w	r2, r3, #31
 80034b8:	e017      	b.n	80034ea <HAL_ADC_ConfigChannel+0x3da>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2103      	movs	r1, #3
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7ff f98b 	bl	80027dc <LL_ADC_GetOffsetChannel>
 80034c6:	4603      	mov	r3, r0
 80034c8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034cc:	fa93 f3a3 	rbit	r3, r3
 80034d0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80034d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80034d4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80034d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80034dc:	2320      	movs	r3, #32
 80034de:	e003      	b.n	80034e8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80034e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034e2:	fab3 f383 	clz	r3, r3
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d105      	bne.n	8003502 <HAL_ADC_ConfigChannel+0x3f2>
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	0e9b      	lsrs	r3, r3, #26
 80034fc:	f003 031f 	and.w	r3, r3, #31
 8003500:	e011      	b.n	8003526 <HAL_ADC_ConfigChannel+0x416>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003508:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800350a:	fa93 f3a3 	rbit	r3, r3
 800350e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003510:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003512:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003514:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800351a:	2320      	movs	r3, #32
 800351c:	e003      	b.n	8003526 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800351e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003520:	fab3 f383 	clz	r3, r3
 8003524:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003526:	429a      	cmp	r2, r3
 8003528:	d106      	bne.n	8003538 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2200      	movs	r2, #0
 8003530:	2103      	movs	r1, #3
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff f968 	bl	8002808 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff fadd 	bl	8002afc <LL_ADC_IsEnabled>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	f040 813d 	bne.w	80037c4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6818      	ldr	r0, [r3, #0]
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	6819      	ldr	r1, [r3, #0]
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	461a      	mov	r2, r3
 8003558:	f7ff fa24 	bl	80029a4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	4aa2      	ldr	r2, [pc, #648]	; (80037ec <HAL_ADC_ConfigChannel+0x6dc>)
 8003562:	4293      	cmp	r3, r2
 8003564:	f040 812e 	bne.w	80037c4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003574:	2b00      	cmp	r3, #0
 8003576:	d10b      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x480>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	0e9b      	lsrs	r3, r3, #26
 800357e:	3301      	adds	r3, #1
 8003580:	f003 031f 	and.w	r3, r3, #31
 8003584:	2b09      	cmp	r3, #9
 8003586:	bf94      	ite	ls
 8003588:	2301      	movls	r3, #1
 800358a:	2300      	movhi	r3, #0
 800358c:	b2db      	uxtb	r3, r3
 800358e:	e019      	b.n	80035c4 <HAL_ADC_ConfigChannel+0x4b4>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003596:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003598:	fa93 f3a3 	rbit	r3, r3
 800359c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800359e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035a0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80035a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d101      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80035a8:	2320      	movs	r3, #32
 80035aa:	e003      	b.n	80035b4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80035ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80035ae:	fab3 f383 	clz	r3, r3
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	3301      	adds	r3, #1
 80035b6:	f003 031f 	and.w	r3, r3, #31
 80035ba:	2b09      	cmp	r3, #9
 80035bc:	bf94      	ite	ls
 80035be:	2301      	movls	r3, #1
 80035c0:	2300      	movhi	r3, #0
 80035c2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d079      	beq.n	80036bc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d107      	bne.n	80035e4 <HAL_ADC_ConfigChannel+0x4d4>
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	0e9b      	lsrs	r3, r3, #26
 80035da:	3301      	adds	r3, #1
 80035dc:	069b      	lsls	r3, r3, #26
 80035de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035e2:	e015      	b.n	8003610 <HAL_ADC_ConfigChannel+0x500>
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035ec:	fa93 f3a3 	rbit	r3, r3
 80035f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80035f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035f4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80035f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d101      	bne.n	8003600 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80035fc:	2320      	movs	r3, #32
 80035fe:	e003      	b.n	8003608 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003602:	fab3 f383 	clz	r3, r3
 8003606:	b2db      	uxtb	r3, r3
 8003608:	3301      	adds	r3, #1
 800360a:	069b      	lsls	r3, r3, #26
 800360c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003618:	2b00      	cmp	r3, #0
 800361a:	d109      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x520>
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	0e9b      	lsrs	r3, r3, #26
 8003622:	3301      	adds	r3, #1
 8003624:	f003 031f 	and.w	r3, r3, #31
 8003628:	2101      	movs	r1, #1
 800362a:	fa01 f303 	lsl.w	r3, r1, r3
 800362e:	e017      	b.n	8003660 <HAL_ADC_ConfigChannel+0x550>
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003636:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003638:	fa93 f3a3 	rbit	r3, r3
 800363c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800363e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003640:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003642:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003644:	2b00      	cmp	r3, #0
 8003646:	d101      	bne.n	800364c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003648:	2320      	movs	r3, #32
 800364a:	e003      	b.n	8003654 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800364c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800364e:	fab3 f383 	clz	r3, r3
 8003652:	b2db      	uxtb	r3, r3
 8003654:	3301      	adds	r3, #1
 8003656:	f003 031f 	and.w	r3, r3, #31
 800365a:	2101      	movs	r1, #1
 800365c:	fa01 f303 	lsl.w	r3, r1, r3
 8003660:	ea42 0103 	orr.w	r1, r2, r3
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800366c:	2b00      	cmp	r3, #0
 800366e:	d10a      	bne.n	8003686 <HAL_ADC_ConfigChannel+0x576>
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	0e9b      	lsrs	r3, r3, #26
 8003676:	3301      	adds	r3, #1
 8003678:	f003 021f 	and.w	r2, r3, #31
 800367c:	4613      	mov	r3, r2
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	4413      	add	r3, r2
 8003682:	051b      	lsls	r3, r3, #20
 8003684:	e018      	b.n	80036b8 <HAL_ADC_ConfigChannel+0x5a8>
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800368e:	fa93 f3a3 	rbit	r3, r3
 8003692:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003696:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003698:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800369e:	2320      	movs	r3, #32
 80036a0:	e003      	b.n	80036aa <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80036a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036a4:	fab3 f383 	clz	r3, r3
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	3301      	adds	r3, #1
 80036ac:	f003 021f 	and.w	r2, r3, #31
 80036b0:	4613      	mov	r3, r2
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	4413      	add	r3, r2
 80036b6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036b8:	430b      	orrs	r3, r1
 80036ba:	e07e      	b.n	80037ba <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d107      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x5c8>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	0e9b      	lsrs	r3, r3, #26
 80036ce:	3301      	adds	r3, #1
 80036d0:	069b      	lsls	r3, r3, #26
 80036d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80036d6:	e015      	b.n	8003704 <HAL_ADC_ConfigChannel+0x5f4>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e0:	fa93 f3a3 	rbit	r3, r3
 80036e4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80036e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036e8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80036ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80036f0:	2320      	movs	r3, #32
 80036f2:	e003      	b.n	80036fc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80036f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f6:	fab3 f383 	clz	r3, r3
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	3301      	adds	r3, #1
 80036fe:	069b      	lsls	r3, r3, #26
 8003700:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800370c:	2b00      	cmp	r3, #0
 800370e:	d109      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x614>
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	0e9b      	lsrs	r3, r3, #26
 8003716:	3301      	adds	r3, #1
 8003718:	f003 031f 	and.w	r3, r3, #31
 800371c:	2101      	movs	r1, #1
 800371e:	fa01 f303 	lsl.w	r3, r1, r3
 8003722:	e017      	b.n	8003754 <HAL_ADC_ConfigChannel+0x644>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372a:	6a3b      	ldr	r3, [r7, #32]
 800372c:	fa93 f3a3 	rbit	r3, r3
 8003730:	61fb      	str	r3, [r7, #28]
  return result;
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800373c:	2320      	movs	r3, #32
 800373e:	e003      	b.n	8003748 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003742:	fab3 f383 	clz	r3, r3
 8003746:	b2db      	uxtb	r3, r3
 8003748:	3301      	adds	r3, #1
 800374a:	f003 031f 	and.w	r3, r3, #31
 800374e:	2101      	movs	r1, #1
 8003750:	fa01 f303 	lsl.w	r3, r1, r3
 8003754:	ea42 0103 	orr.w	r1, r2, r3
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10d      	bne.n	8003780 <HAL_ADC_ConfigChannel+0x670>
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	0e9b      	lsrs	r3, r3, #26
 800376a:	3301      	adds	r3, #1
 800376c:	f003 021f 	and.w	r2, r3, #31
 8003770:	4613      	mov	r3, r2
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	4413      	add	r3, r2
 8003776:	3b1e      	subs	r3, #30
 8003778:	051b      	lsls	r3, r3, #20
 800377a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800377e:	e01b      	b.n	80037b8 <HAL_ADC_ConfigChannel+0x6a8>
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	fa93 f3a3 	rbit	r3, r3
 800378c:	613b      	str	r3, [r7, #16]
  return result;
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003798:	2320      	movs	r3, #32
 800379a:	e003      	b.n	80037a4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	fab3 f383 	clz	r3, r3
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	3301      	adds	r3, #1
 80037a6:	f003 021f 	and.w	r2, r3, #31
 80037aa:	4613      	mov	r3, r2
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	4413      	add	r3, r2
 80037b0:	3b1e      	subs	r3, #30
 80037b2:	051b      	lsls	r3, r3, #20
 80037b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037b8:	430b      	orrs	r3, r1
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	6892      	ldr	r2, [r2, #8]
 80037be:	4619      	mov	r1, r3
 80037c0:	f7ff f8c5 	bl	800294e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	4b09      	ldr	r3, [pc, #36]	; (80037f0 <HAL_ADC_ConfigChannel+0x6e0>)
 80037ca:	4013      	ands	r3, r2
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 80be 	beq.w	800394e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037da:	d004      	beq.n	80037e6 <HAL_ADC_ConfigChannel+0x6d6>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a04      	ldr	r2, [pc, #16]	; (80037f4 <HAL_ADC_ConfigChannel+0x6e4>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d10a      	bne.n	80037fc <HAL_ADC_ConfigChannel+0x6ec>
 80037e6:	4b04      	ldr	r3, [pc, #16]	; (80037f8 <HAL_ADC_ConfigChannel+0x6e8>)
 80037e8:	e009      	b.n	80037fe <HAL_ADC_ConfigChannel+0x6ee>
 80037ea:	bf00      	nop
 80037ec:	407f0000 	.word	0x407f0000
 80037f0:	80080000 	.word	0x80080000
 80037f4:	50000100 	.word	0x50000100
 80037f8:	50000300 	.word	0x50000300
 80037fc:	4b59      	ldr	r3, [pc, #356]	; (8003964 <HAL_ADC_ConfigChannel+0x854>)
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fe ffba 	bl	8002778 <LL_ADC_GetCommonPathInternalCh>
 8003804:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a56      	ldr	r2, [pc, #344]	; (8003968 <HAL_ADC_ConfigChannel+0x858>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d004      	beq.n	800381c <HAL_ADC_ConfigChannel+0x70c>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a55      	ldr	r2, [pc, #340]	; (800396c <HAL_ADC_ConfigChannel+0x85c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d13a      	bne.n	8003892 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800381c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003820:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d134      	bne.n	8003892 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003830:	d005      	beq.n	800383e <HAL_ADC_ConfigChannel+0x72e>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a4e      	ldr	r2, [pc, #312]	; (8003970 <HAL_ADC_ConfigChannel+0x860>)
 8003838:	4293      	cmp	r3, r2
 800383a:	f040 8085 	bne.w	8003948 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003846:	d004      	beq.n	8003852 <HAL_ADC_ConfigChannel+0x742>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a49      	ldr	r2, [pc, #292]	; (8003974 <HAL_ADC_ConfigChannel+0x864>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d101      	bne.n	8003856 <HAL_ADC_ConfigChannel+0x746>
 8003852:	4a49      	ldr	r2, [pc, #292]	; (8003978 <HAL_ADC_ConfigChannel+0x868>)
 8003854:	e000      	b.n	8003858 <HAL_ADC_ConfigChannel+0x748>
 8003856:	4a43      	ldr	r2, [pc, #268]	; (8003964 <HAL_ADC_ConfigChannel+0x854>)
 8003858:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800385c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003860:	4619      	mov	r1, r3
 8003862:	4610      	mov	r0, r2
 8003864:	f7fe ff75 	bl	8002752 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003868:	4b44      	ldr	r3, [pc, #272]	; (800397c <HAL_ADC_ConfigChannel+0x86c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	099b      	lsrs	r3, r3, #6
 800386e:	4a44      	ldr	r2, [pc, #272]	; (8003980 <HAL_ADC_ConfigChannel+0x870>)
 8003870:	fba2 2303 	umull	r2, r3, r2, r3
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	1c5a      	adds	r2, r3, #1
 8003878:	4613      	mov	r3, r2
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	4413      	add	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003882:	e002      	b.n	800388a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	3b01      	subs	r3, #1
 8003888:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1f9      	bne.n	8003884 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003890:	e05a      	b.n	8003948 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a3b      	ldr	r2, [pc, #236]	; (8003984 <HAL_ADC_ConfigChannel+0x874>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d125      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x7d8>
 800389c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d11f      	bne.n	80038e8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a31      	ldr	r2, [pc, #196]	; (8003974 <HAL_ADC_ConfigChannel+0x864>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d104      	bne.n	80038bc <HAL_ADC_ConfigChannel+0x7ac>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a34      	ldr	r2, [pc, #208]	; (8003988 <HAL_ADC_ConfigChannel+0x878>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d047      	beq.n	800394c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038c4:	d004      	beq.n	80038d0 <HAL_ADC_ConfigChannel+0x7c0>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a2a      	ldr	r2, [pc, #168]	; (8003974 <HAL_ADC_ConfigChannel+0x864>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d101      	bne.n	80038d4 <HAL_ADC_ConfigChannel+0x7c4>
 80038d0:	4a29      	ldr	r2, [pc, #164]	; (8003978 <HAL_ADC_ConfigChannel+0x868>)
 80038d2:	e000      	b.n	80038d6 <HAL_ADC_ConfigChannel+0x7c6>
 80038d4:	4a23      	ldr	r2, [pc, #140]	; (8003964 <HAL_ADC_ConfigChannel+0x854>)
 80038d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038de:	4619      	mov	r1, r3
 80038e0:	4610      	mov	r0, r2
 80038e2:	f7fe ff36 	bl	8002752 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038e6:	e031      	b.n	800394c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a27      	ldr	r2, [pc, #156]	; (800398c <HAL_ADC_ConfigChannel+0x87c>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d12d      	bne.n	800394e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80038f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d127      	bne.n	800394e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a1c      	ldr	r2, [pc, #112]	; (8003974 <HAL_ADC_ConfigChannel+0x864>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d022      	beq.n	800394e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003910:	d004      	beq.n	800391c <HAL_ADC_ConfigChannel+0x80c>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a17      	ldr	r2, [pc, #92]	; (8003974 <HAL_ADC_ConfigChannel+0x864>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d101      	bne.n	8003920 <HAL_ADC_ConfigChannel+0x810>
 800391c:	4a16      	ldr	r2, [pc, #88]	; (8003978 <HAL_ADC_ConfigChannel+0x868>)
 800391e:	e000      	b.n	8003922 <HAL_ADC_ConfigChannel+0x812>
 8003920:	4a10      	ldr	r2, [pc, #64]	; (8003964 <HAL_ADC_ConfigChannel+0x854>)
 8003922:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003926:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800392a:	4619      	mov	r1, r3
 800392c:	4610      	mov	r0, r2
 800392e:	f7fe ff10 	bl	8002752 <LL_ADC_SetCommonPathInternalCh>
 8003932:	e00c      	b.n	800394e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003938:	f043 0220 	orr.w	r2, r3, #32
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003946:	e002      	b.n	800394e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003948:	bf00      	nop
 800394a:	e000      	b.n	800394e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800394c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003956:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800395a:	4618      	mov	r0, r3
 800395c:	37d8      	adds	r7, #216	; 0xd8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	50000700 	.word	0x50000700
 8003968:	c3210000 	.word	0xc3210000
 800396c:	90c00010 	.word	0x90c00010
 8003970:	50000600 	.word	0x50000600
 8003974:	50000100 	.word	0x50000100
 8003978:	50000300 	.word	0x50000300
 800397c:	20000000 	.word	0x20000000
 8003980:	053e2d63 	.word	0x053e2d63
 8003984:	c7520000 	.word	0xc7520000
 8003988:	50000500 	.word	0x50000500
 800398c:	cb840000 	.word	0xcb840000

08003990 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff f8ad 	bl	8002afc <LL_ADC_IsEnabled>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d14d      	bne.n	8003a44 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	4b28      	ldr	r3, [pc, #160]	; (8003a50 <ADC_Enable+0xc0>)
 80039b0:	4013      	ands	r3, r2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00d      	beq.n	80039d2 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ba:	f043 0210 	orr.w	r2, r3, #16
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039c6:	f043 0201 	orr.w	r2, r3, #1
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e039      	b.n	8003a46 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff f868 	bl	8002aac <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80039dc:	f7fe fe78 	bl	80026d0 <HAL_GetTick>
 80039e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039e2:	e028      	b.n	8003a36 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff f887 	bl	8002afc <LL_ADC_IsEnabled>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d104      	bne.n	80039fe <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff f857 	bl	8002aac <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039fe:	f7fe fe67 	bl	80026d0 <HAL_GetTick>
 8003a02:	4602      	mov	r2, r0
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	2b02      	cmp	r3, #2
 8003a0a:	d914      	bls.n	8003a36 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d00d      	beq.n	8003a36 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1e:	f043 0210 	orr.w	r2, r3, #16
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a2a:	f043 0201 	orr.w	r2, r3, #1
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e007      	b.n	8003a46 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d1cf      	bne.n	80039e4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a44:	2300      	movs	r3, #0
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	8000003f 	.word	0x8000003f

08003a54 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff f85e 	bl	8002b22 <LL_ADC_IsDisableOngoing>
 8003a66:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7ff f845 	bl	8002afc <LL_ADC_IsEnabled>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d047      	beq.n	8003b08 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d144      	bne.n	8003b08 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f003 030d 	and.w	r3, r3, #13
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d10c      	bne.n	8003aa6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff f81f 	bl	8002ad4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2203      	movs	r2, #3
 8003a9c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a9e:	f7fe fe17 	bl	80026d0 <HAL_GetTick>
 8003aa2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003aa4:	e029      	b.n	8003afa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aaa:	f043 0210 	orr.w	r2, r3, #16
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ab6:	f043 0201 	orr.w	r2, r3, #1
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e023      	b.n	8003b0a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ac2:	f7fe fe05 	bl	80026d0 <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d914      	bls.n	8003afa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00d      	beq.n	8003afa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae2:	f043 0210 	orr.w	r2, r3, #16
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aee:	f043 0201 	orr.w	r2, r3, #1
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e007      	b.n	8003b0a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1dc      	bne.n	8003ac2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	b084      	sub	sp, #16
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d14b      	bne.n	8003bc4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b30:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d021      	beq.n	8003b8a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7fe fec0 	bl	80028d0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d032      	beq.n	8003bbc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d12b      	bne.n	8003bbc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d11f      	bne.n	8003bbc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b80:	f043 0201 	orr.w	r2, r3, #1
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	65da      	str	r2, [r3, #92]	; 0x5c
 8003b88:	e018      	b.n	8003bbc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d111      	bne.n	8003bbc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ba8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d105      	bne.n	8003bbc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb4:	f043 0201 	orr.w	r2, r3, #1
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f7fd fcc1 	bl	8001544 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003bc2:	e00e      	b.n	8003be2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d003      	beq.n	8003bd8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003bd0:	68f8      	ldr	r0, [r7, #12]
 8003bd2:	f7ff fa93 	bl	80030fc <HAL_ADC_ErrorCallback>
}
 8003bd6:	e004      	b.n	8003be2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	4798      	blx	r3
}
 8003be2:	bf00      	nop
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}

08003bea <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003bea:	b580      	push	{r7, lr}
 8003bec:	b084      	sub	sp, #16
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f7ff fa75 	bl	80030e8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bfe:	bf00      	nop
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b084      	sub	sp, #16
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c12:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c18:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c24:	f043 0204 	orr.w	r2, r3, #4
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f7ff fa65 	bl	80030fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c32:	bf00      	nop
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <LL_ADC_IsEnabled>:
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <LL_ADC_IsEnabled+0x18>
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e000      	b.n	8003c54 <LL_ADC_IsEnabled+0x1a>
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <LL_ADC_StartCalibration>:
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003c72:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	609a      	str	r2, [r3, #8]
}
 8003c86:	bf00      	nop
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <LL_ADC_IsCalibrationOnGoing>:
{
 8003c92:	b480      	push	{r7}
 8003c94:	b083      	sub	sp, #12
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003ca2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003ca6:	d101      	bne.n	8003cac <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e000      	b.n	8003cae <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003cac:	2300      	movs	r3, #0
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr

08003cba <LL_ADC_REG_IsConversionOngoing>:
{
 8003cba:	b480      	push	{r7}
 8003cbc:	b083      	sub	sp, #12
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d101      	bne.n	8003cd2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e000      	b.n	8003cd4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	370c      	adds	r7, #12
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003cea:	2300      	movs	r3, #0
 8003cec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d101      	bne.n	8003cfc <HAL_ADCEx_Calibration_Start+0x1c>
 8003cf8:	2302      	movs	r3, #2
 8003cfa:	e04d      	b.n	8003d98 <HAL_ADCEx_Calibration_Start+0xb8>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f7ff fea5 	bl	8003a54 <ADC_Disable>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003d0e:	7bfb      	ldrb	r3, [r7, #15]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d136      	bne.n	8003d82 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d18:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d1c:	f023 0302 	bic.w	r3, r3, #2
 8003d20:	f043 0202 	orr.w	r2, r3, #2
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6839      	ldr	r1, [r7, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7ff ff96 	bl	8003c60 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d34:	e014      	b.n	8003d60 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	4a18      	ldr	r2, [pc, #96]	; (8003da0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d90d      	bls.n	8003d60 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d48:	f023 0312 	bic.w	r3, r3, #18
 8003d4c:	f043 0210 	orr.w	r2, r3, #16
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e01b      	b.n	8003d98 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f7ff ff94 	bl	8003c92 <LL_ADC_IsCalibrationOnGoing>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d1e2      	bne.n	8003d36 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d74:	f023 0303 	bic.w	r3, r3, #3
 8003d78:	f043 0201 	orr.w	r2, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	65da      	str	r2, [r3, #92]	; 0x5c
 8003d80:	e005      	b.n	8003d8e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d86:	f043 0210 	orr.w	r2, r3, #16
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	0004de01 	.word	0x0004de01

08003da4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003da4:	b590      	push	{r4, r7, lr}
 8003da6:	b0a1      	sub	sp, #132	; 0x84
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dae:	2300      	movs	r3, #0
 8003db0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d101      	bne.n	8003dc2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	e0e7      	b.n	8003f92 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003dca:	2300      	movs	r3, #0
 8003dcc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003dce:	2300      	movs	r3, #0
 8003dd0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003dda:	d102      	bne.n	8003de2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003ddc:	4b6f      	ldr	r3, [pc, #444]	; (8003f9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003dde:	60bb      	str	r3, [r7, #8]
 8003de0:	e009      	b.n	8003df6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a6e      	ldr	r2, [pc, #440]	; (8003fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d102      	bne.n	8003df2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003dec:	4b6d      	ldr	r3, [pc, #436]	; (8003fa4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003dee:	60bb      	str	r3, [r7, #8]
 8003df0:	e001      	b.n	8003df6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003df2:	2300      	movs	r3, #0
 8003df4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d10b      	bne.n	8003e14 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e00:	f043 0220 	orr.w	r2, r3, #32
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e0be      	b.n	8003f92 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7ff ff4f 	bl	8003cba <LL_ADC_REG_IsConversionOngoing>
 8003e1c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f7ff ff49 	bl	8003cba <LL_ADC_REG_IsConversionOngoing>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f040 80a0 	bne.w	8003f70 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003e30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f040 809c 	bne.w	8003f70 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e40:	d004      	beq.n	8003e4c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a55      	ldr	r2, [pc, #340]	; (8003f9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d101      	bne.n	8003e50 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003e4c:	4b56      	ldr	r3, [pc, #344]	; (8003fa8 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003e4e:	e000      	b.n	8003e52 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003e50:	4b56      	ldr	r3, [pc, #344]	; (8003fac <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003e52:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d04b      	beq.n	8003ef4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003e5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	6859      	ldr	r1, [r3, #4]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003e6e:	035b      	lsls	r3, r3, #13
 8003e70:	430b      	orrs	r3, r1
 8003e72:	431a      	orrs	r2, r3
 8003e74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e76:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e80:	d004      	beq.n	8003e8c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a45      	ldr	r2, [pc, #276]	; (8003f9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d10f      	bne.n	8003eac <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003e8c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003e90:	f7ff fed3 	bl	8003c3a <LL_ADC_IsEnabled>
 8003e94:	4604      	mov	r4, r0
 8003e96:	4841      	ldr	r0, [pc, #260]	; (8003f9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e98:	f7ff fecf 	bl	8003c3a <LL_ADC_IsEnabled>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	4323      	orrs	r3, r4
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	bf0c      	ite	eq
 8003ea4:	2301      	moveq	r3, #1
 8003ea6:	2300      	movne	r3, #0
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	e012      	b.n	8003ed2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003eac:	483c      	ldr	r0, [pc, #240]	; (8003fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003eae:	f7ff fec4 	bl	8003c3a <LL_ADC_IsEnabled>
 8003eb2:	4604      	mov	r4, r0
 8003eb4:	483b      	ldr	r0, [pc, #236]	; (8003fa4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003eb6:	f7ff fec0 	bl	8003c3a <LL_ADC_IsEnabled>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	431c      	orrs	r4, r3
 8003ebe:	483c      	ldr	r0, [pc, #240]	; (8003fb0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003ec0:	f7ff febb 	bl	8003c3a <LL_ADC_IsEnabled>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	4323      	orrs	r3, r4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	bf0c      	ite	eq
 8003ecc:	2301      	moveq	r3, #1
 8003ece:	2300      	movne	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d056      	beq.n	8003f84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003ed6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ed8:	689b      	ldr	r3, [r3, #8]
 8003eda:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003ede:	f023 030f 	bic.w	r3, r3, #15
 8003ee2:	683a      	ldr	r2, [r7, #0]
 8003ee4:	6811      	ldr	r1, [r2, #0]
 8003ee6:	683a      	ldr	r2, [r7, #0]
 8003ee8:	6892      	ldr	r2, [r2, #8]
 8003eea:	430a      	orrs	r2, r1
 8003eec:	431a      	orrs	r2, r3
 8003eee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ef0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ef2:	e047      	b.n	8003f84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003ef4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003efc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003efe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f08:	d004      	beq.n	8003f14 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a23      	ldr	r2, [pc, #140]	; (8003f9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d10f      	bne.n	8003f34 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003f14:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003f18:	f7ff fe8f 	bl	8003c3a <LL_ADC_IsEnabled>
 8003f1c:	4604      	mov	r4, r0
 8003f1e:	481f      	ldr	r0, [pc, #124]	; (8003f9c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003f20:	f7ff fe8b 	bl	8003c3a <LL_ADC_IsEnabled>
 8003f24:	4603      	mov	r3, r0
 8003f26:	4323      	orrs	r3, r4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	bf0c      	ite	eq
 8003f2c:	2301      	moveq	r3, #1
 8003f2e:	2300      	movne	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	e012      	b.n	8003f5a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003f34:	481a      	ldr	r0, [pc, #104]	; (8003fa0 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003f36:	f7ff fe80 	bl	8003c3a <LL_ADC_IsEnabled>
 8003f3a:	4604      	mov	r4, r0
 8003f3c:	4819      	ldr	r0, [pc, #100]	; (8003fa4 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003f3e:	f7ff fe7c 	bl	8003c3a <LL_ADC_IsEnabled>
 8003f42:	4603      	mov	r3, r0
 8003f44:	431c      	orrs	r4, r3
 8003f46:	481a      	ldr	r0, [pc, #104]	; (8003fb0 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003f48:	f7ff fe77 	bl	8003c3a <LL_ADC_IsEnabled>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	4323      	orrs	r3, r4
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	bf0c      	ite	eq
 8003f54:	2301      	moveq	r3, #1
 8003f56:	2300      	movne	r3, #0
 8003f58:	b2db      	uxtb	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d012      	beq.n	8003f84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003f5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003f66:	f023 030f 	bic.w	r3, r3, #15
 8003f6a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003f6c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f6e:	e009      	b.n	8003f84 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f74:	f043 0220 	orr.w	r2, r3, #32
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003f82:	e000      	b.n	8003f86 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f84:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f8e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3784      	adds	r7, #132	; 0x84
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd90      	pop	{r4, r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	50000100 	.word	0x50000100
 8003fa0:	50000400 	.word	0x50000400
 8003fa4:	50000500 	.word	0x50000500
 8003fa8:	50000300 	.word	0x50000300
 8003fac:	50000700 	.word	0x50000700
 8003fb0:	50000600 	.word	0x50000600

08003fb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f003 0307 	and.w	r3, r3, #7
 8003fc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fc4:	4b0c      	ldr	r3, [pc, #48]	; (8003ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fca:	68ba      	ldr	r2, [r7, #8]
 8003fcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003fe0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fe6:	4a04      	ldr	r2, [pc, #16]	; (8003ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	60d3      	str	r3, [r2, #12]
}
 8003fec:	bf00      	nop
 8003fee:	3714      	adds	r7, #20
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr
 8003ff8:	e000ed00 	.word	0xe000ed00

08003ffc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004000:	4b04      	ldr	r3, [pc, #16]	; (8004014 <__NVIC_GetPriorityGrouping+0x18>)
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	0a1b      	lsrs	r3, r3, #8
 8004006:	f003 0307 	and.w	r3, r3, #7
}
 800400a:	4618      	mov	r0, r3
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr
 8004014:	e000ed00 	.word	0xe000ed00

08004018 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	4603      	mov	r3, r0
 8004020:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004026:	2b00      	cmp	r3, #0
 8004028:	db0b      	blt.n	8004042 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800402a:	79fb      	ldrb	r3, [r7, #7]
 800402c:	f003 021f 	and.w	r2, r3, #31
 8004030:	4907      	ldr	r1, [pc, #28]	; (8004050 <__NVIC_EnableIRQ+0x38>)
 8004032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004036:	095b      	lsrs	r3, r3, #5
 8004038:	2001      	movs	r0, #1
 800403a:	fa00 f202 	lsl.w	r2, r0, r2
 800403e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	e000e100 	.word	0xe000e100

08004054 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	4603      	mov	r3, r0
 800405c:	6039      	str	r1, [r7, #0]
 800405e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004064:	2b00      	cmp	r3, #0
 8004066:	db0a      	blt.n	800407e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	b2da      	uxtb	r2, r3
 800406c:	490c      	ldr	r1, [pc, #48]	; (80040a0 <__NVIC_SetPriority+0x4c>)
 800406e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004072:	0112      	lsls	r2, r2, #4
 8004074:	b2d2      	uxtb	r2, r2
 8004076:	440b      	add	r3, r1
 8004078:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800407c:	e00a      	b.n	8004094 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	b2da      	uxtb	r2, r3
 8004082:	4908      	ldr	r1, [pc, #32]	; (80040a4 <__NVIC_SetPriority+0x50>)
 8004084:	79fb      	ldrb	r3, [r7, #7]
 8004086:	f003 030f 	and.w	r3, r3, #15
 800408a:	3b04      	subs	r3, #4
 800408c:	0112      	lsls	r2, r2, #4
 800408e:	b2d2      	uxtb	r2, r2
 8004090:	440b      	add	r3, r1
 8004092:	761a      	strb	r2, [r3, #24]
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr
 80040a0:	e000e100 	.word	0xe000e100
 80040a4:	e000ed00 	.word	0xe000ed00

080040a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b089      	sub	sp, #36	; 0x24
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	60b9      	str	r1, [r7, #8]
 80040b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f003 0307 	and.w	r3, r3, #7
 80040ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f1c3 0307 	rsb	r3, r3, #7
 80040c2:	2b04      	cmp	r3, #4
 80040c4:	bf28      	it	cs
 80040c6:	2304      	movcs	r3, #4
 80040c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	3304      	adds	r3, #4
 80040ce:	2b06      	cmp	r3, #6
 80040d0:	d902      	bls.n	80040d8 <NVIC_EncodePriority+0x30>
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	3b03      	subs	r3, #3
 80040d6:	e000      	b.n	80040da <NVIC_EncodePriority+0x32>
 80040d8:	2300      	movs	r3, #0
 80040da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040dc:	f04f 32ff 	mov.w	r2, #4294967295
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	fa02 f303 	lsl.w	r3, r2, r3
 80040e6:	43da      	mvns	r2, r3
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	401a      	ands	r2, r3
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040f0:	f04f 31ff 	mov.w	r1, #4294967295
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	fa01 f303 	lsl.w	r3, r1, r3
 80040fa:	43d9      	mvns	r1, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004100:	4313      	orrs	r3, r2
         );
}
 8004102:	4618      	mov	r0, r3
 8004104:	3724      	adds	r7, #36	; 0x24
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr

0800410e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b082      	sub	sp, #8
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7ff ff4c 	bl	8003fb4 <__NVIC_SetPriorityGrouping>
}
 800411c:	bf00      	nop
 800411e:	3708      	adds	r7, #8
 8004120:	46bd      	mov	sp, r7
 8004122:	bd80      	pop	{r7, pc}

08004124 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	4603      	mov	r3, r0
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	607a      	str	r2, [r7, #4]
 8004130:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004132:	f7ff ff63 	bl	8003ffc <__NVIC_GetPriorityGrouping>
 8004136:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	68b9      	ldr	r1, [r7, #8]
 800413c:	6978      	ldr	r0, [r7, #20]
 800413e:	f7ff ffb3 	bl	80040a8 <NVIC_EncodePriority>
 8004142:	4602      	mov	r2, r0
 8004144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004148:	4611      	mov	r1, r2
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff ff82 	bl	8004054 <__NVIC_SetPriority>
}
 8004150:	bf00      	nop
 8004152:	3718      	adds	r7, #24
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	4603      	mov	r3, r0
 8004160:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004166:	4618      	mov	r0, r3
 8004168:	f7ff ff56 	bl	8004018 <__NVIC_EnableIRQ>
}
 800416c:	bf00      	nop
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e08d      	b.n	80042a2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	461a      	mov	r2, r3
 800418c:	4b47      	ldr	r3, [pc, #284]	; (80042ac <HAL_DMA_Init+0x138>)
 800418e:	429a      	cmp	r2, r3
 8004190:	d80f      	bhi.n	80041b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	461a      	mov	r2, r3
 8004198:	4b45      	ldr	r3, [pc, #276]	; (80042b0 <HAL_DMA_Init+0x13c>)
 800419a:	4413      	add	r3, r2
 800419c:	4a45      	ldr	r2, [pc, #276]	; (80042b4 <HAL_DMA_Init+0x140>)
 800419e:	fba2 2303 	umull	r2, r3, r2, r3
 80041a2:	091b      	lsrs	r3, r3, #4
 80041a4:	009a      	lsls	r2, r3, #2
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a42      	ldr	r2, [pc, #264]	; (80042b8 <HAL_DMA_Init+0x144>)
 80041ae:	641a      	str	r2, [r3, #64]	; 0x40
 80041b0:	e00e      	b.n	80041d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	461a      	mov	r2, r3
 80041b8:	4b40      	ldr	r3, [pc, #256]	; (80042bc <HAL_DMA_Init+0x148>)
 80041ba:	4413      	add	r3, r2
 80041bc:	4a3d      	ldr	r2, [pc, #244]	; (80042b4 <HAL_DMA_Init+0x140>)
 80041be:	fba2 2303 	umull	r2, r3, r2, r3
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	009a      	lsls	r2, r3, #2
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a3c      	ldr	r2, [pc, #240]	; (80042c0 <HAL_DMA_Init+0x14c>)
 80041ce:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2202      	movs	r2, #2
 80041d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80041e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80041f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004200:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800420c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a1b      	ldr	r3, [r3, #32]
 8004212:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	4313      	orrs	r3, r2
 8004218:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 fa76 	bl	8004714 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004230:	d102      	bne.n	8004238 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004240:	b2d2      	uxtb	r2, r2
 8004242:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800424c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d010      	beq.n	8004278 <HAL_DMA_Init+0x104>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	2b04      	cmp	r3, #4
 800425c:	d80c      	bhi.n	8004278 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 fa96 	bl	8004790 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004274:	605a      	str	r2, [r3, #4]
 8004276:	e008      	b.n	800428a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	40020407 	.word	0x40020407
 80042b0:	bffdfff8 	.word	0xbffdfff8
 80042b4:	cccccccd 	.word	0xcccccccd
 80042b8:	40020000 	.word	0x40020000
 80042bc:	bffdfbf8 	.word	0xbffdfbf8
 80042c0:	40020400 	.word	0x40020400

080042c4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
 80042d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042d2:	2300      	movs	r3, #0
 80042d4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d101      	bne.n	80042e4 <HAL_DMA_Start_IT+0x20>
 80042e0:	2302      	movs	r3, #2
 80042e2:	e066      	b.n	80043b2 <HAL_DMA_Start_IT+0xee>
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d155      	bne.n	80043a4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2202      	movs	r2, #2
 80042fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f022 0201 	bic.w	r2, r2, #1
 8004314:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	68b9      	ldr	r1, [r7, #8]
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f000 f9bb 	bl	8004698 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004326:	2b00      	cmp	r3, #0
 8004328:	d008      	beq.n	800433c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f042 020e 	orr.w	r2, r2, #14
 8004338:	601a      	str	r2, [r3, #0]
 800433a:	e00f      	b.n	800435c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0204 	bic.w	r2, r2, #4
 800434a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 020a 	orr.w	r2, r2, #10
 800435a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d007      	beq.n	800437a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004374:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004378:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800437e:	2b00      	cmp	r3, #0
 8004380:	d007      	beq.n	8004392 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800438c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004390:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f042 0201 	orr.w	r2, r2, #1
 80043a0:	601a      	str	r2, [r3, #0]
 80043a2:	e005      	b.n	80043b0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80043ac:	2302      	movs	r3, #2
 80043ae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80043b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3718      	adds	r7, #24
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}

080043ba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b085      	sub	sp, #20
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d005      	beq.n	80043de <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2204      	movs	r2, #4
 80043d6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	73fb      	strb	r3, [r7, #15]
 80043dc:	e037      	b.n	800444e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f022 020e 	bic.w	r2, r2, #14
 80043ec:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043fc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f022 0201 	bic.w	r2, r2, #1
 800440c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004412:	f003 021f 	and.w	r2, r3, #31
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441a:	2101      	movs	r1, #1
 800441c:	fa01 f202 	lsl.w	r2, r1, r2
 8004420:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800442a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00c      	beq.n	800444e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800443e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004442:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800444c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800445e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004460:	4618      	mov	r0, r3
 8004462:	3714      	adds	r7, #20
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004474:	2300      	movs	r3, #0
 8004476:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d00d      	beq.n	80044a0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2204      	movs	r2, #4
 8004488:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	73fb      	strb	r3, [r7, #15]
 800449e:	e047      	b.n	8004530 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 020e 	bic.w	r2, r2, #14
 80044ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 0201 	bic.w	r2, r2, #1
 80044be:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044ca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044d4:	f003 021f 	and.w	r2, r3, #31
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044dc:	2101      	movs	r1, #1
 80044de:	fa01 f202 	lsl.w	r2, r1, r2
 80044e2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80044ec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00c      	beq.n	8004510 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004500:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004504:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800450e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452c:	6878      	ldr	r0, [r7, #4]
 800452e:	4798      	blx	r3
    }
  }
  return status;
 8004530:	7bfb      	ldrb	r3, [r7, #15]
}
 8004532:	4618      	mov	r0, r3
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800453a:	b580      	push	{r7, lr}
 800453c:	b084      	sub	sp, #16
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004556:	f003 031f 	and.w	r3, r3, #31
 800455a:	2204      	movs	r2, #4
 800455c:	409a      	lsls	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	4013      	ands	r3, r2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d026      	beq.n	80045b4 <HAL_DMA_IRQHandler+0x7a>
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b00      	cmp	r3, #0
 800456e:	d021      	beq.n	80045b4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b00      	cmp	r3, #0
 800457c:	d107      	bne.n	800458e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0204 	bic.w	r2, r2, #4
 800458c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004592:	f003 021f 	and.w	r2, r3, #31
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	2104      	movs	r1, #4
 800459c:	fa01 f202 	lsl.w	r2, r1, r2
 80045a0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d071      	beq.n	800468e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80045b2:	e06c      	b.n	800468e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b8:	f003 031f 	and.w	r3, r3, #31
 80045bc:	2202      	movs	r2, #2
 80045be:	409a      	lsls	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	4013      	ands	r3, r2
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d02e      	beq.n	8004626 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d029      	beq.n	8004626 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0320 	and.w	r3, r3, #32
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10b      	bne.n	80045f8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 020a 	bic.w	r2, r2, #10
 80045ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045fc:	f003 021f 	and.w	r2, r3, #31
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004604:	2102      	movs	r1, #2
 8004606:	fa01 f202 	lsl.w	r2, r1, r2
 800460a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004618:	2b00      	cmp	r3, #0
 800461a:	d038      	beq.n	800468e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004624:	e033      	b.n	800468e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462a:	f003 031f 	and.w	r3, r3, #31
 800462e:	2208      	movs	r2, #8
 8004630:	409a      	lsls	r2, r3
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	4013      	ands	r3, r2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d02a      	beq.n	8004690 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	f003 0308 	and.w	r3, r3, #8
 8004640:	2b00      	cmp	r3, #0
 8004642:	d025      	beq.n	8004690 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f022 020e 	bic.w	r2, r2, #14
 8004652:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004658:	f003 021f 	and.w	r2, r3, #31
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004660:	2101      	movs	r1, #1
 8004662:	fa01 f202 	lsl.w	r2, r1, r2
 8004666:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004682:	2b00      	cmp	r3, #0
 8004684:	d004      	beq.n	8004690 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800468e:	bf00      	nop
 8004690:	bf00      	nop
}
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
 80046a4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046ae:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d004      	beq.n	80046c2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80046c0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c6:	f003 021f 	and.w	r2, r3, #31
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ce:	2101      	movs	r1, #1
 80046d0:	fa01 f202 	lsl.w	r2, r1, r2
 80046d4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	683a      	ldr	r2, [r7, #0]
 80046dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	2b10      	cmp	r3, #16
 80046e4:	d108      	bne.n	80046f8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68ba      	ldr	r2, [r7, #8]
 80046f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80046f6:	e007      	b.n	8004708 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	60da      	str	r2, [r3, #12]
}
 8004708:	bf00      	nop
 800470a:	3714      	adds	r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004714:	b480      	push	{r7}
 8004716:	b087      	sub	sp, #28
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	461a      	mov	r2, r3
 8004722:	4b16      	ldr	r3, [pc, #88]	; (800477c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004724:	429a      	cmp	r2, r3
 8004726:	d802      	bhi.n	800472e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004728:	4b15      	ldr	r3, [pc, #84]	; (8004780 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800472a:	617b      	str	r3, [r7, #20]
 800472c:	e001      	b.n	8004732 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800472e:	4b15      	ldr	r3, [pc, #84]	; (8004784 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004730:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	b2db      	uxtb	r3, r3
 800473c:	3b08      	subs	r3, #8
 800473e:	4a12      	ldr	r2, [pc, #72]	; (8004788 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004740:	fba2 2303 	umull	r2, r3, r2, r3
 8004744:	091b      	lsrs	r3, r3, #4
 8004746:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474c:	089b      	lsrs	r3, r3, #2
 800474e:	009a      	lsls	r2, r3, #2
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	4413      	add	r3, r2
 8004754:	461a      	mov	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a0b      	ldr	r2, [pc, #44]	; (800478c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800475e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	2201      	movs	r2, #1
 8004768:	409a      	lsls	r2, r3
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800476e:	bf00      	nop
 8004770:	371c      	adds	r7, #28
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	40020407 	.word	0x40020407
 8004780:	40020800 	.word	0x40020800
 8004784:	40020820 	.word	0x40020820
 8004788:	cccccccd 	.word	0xcccccccd
 800478c:	40020880 	.word	0x40020880

08004790 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	b2db      	uxtb	r3, r3
 800479e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80047a4:	4413      	add	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	461a      	mov	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a08      	ldr	r2, [pc, #32]	; (80047d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80047b2:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	3b01      	subs	r3, #1
 80047b8:	f003 031f 	and.w	r3, r3, #31
 80047bc:	2201      	movs	r2, #1
 80047be:	409a      	lsls	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80047c4:	bf00      	nop
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	1000823f 	.word	0x1000823f
 80047d4:	40020940 	.word	0x40020940

080047d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047d8:	b480      	push	{r7}
 80047da:	b087      	sub	sp, #28
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80047e2:	2300      	movs	r3, #0
 80047e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80047e6:	e15a      	b.n	8004a9e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	2101      	movs	r1, #1
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	fa01 f303 	lsl.w	r3, r1, r3
 80047f4:	4013      	ands	r3, r2
 80047f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	f000 814c 	beq.w	8004a98 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f003 0303 	and.w	r3, r3, #3
 8004808:	2b01      	cmp	r3, #1
 800480a:	d005      	beq.n	8004818 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004814:	2b02      	cmp	r3, #2
 8004816:	d130      	bne.n	800487a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	2203      	movs	r2, #3
 8004824:	fa02 f303 	lsl.w	r3, r2, r3
 8004828:	43db      	mvns	r3, r3
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	4013      	ands	r3, r2
 800482e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	68da      	ldr	r2, [r3, #12]
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	fa02 f303 	lsl.w	r3, r2, r3
 800483c:	693a      	ldr	r2, [r7, #16]
 800483e:	4313      	orrs	r3, r2
 8004840:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800484e:	2201      	movs	r2, #1
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	fa02 f303 	lsl.w	r3, r2, r3
 8004856:	43db      	mvns	r3, r3
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	4013      	ands	r3, r2
 800485c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	091b      	lsrs	r3, r3, #4
 8004864:	f003 0201 	and.w	r2, r3, #1
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	fa02 f303 	lsl.w	r3, r2, r3
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	4313      	orrs	r3, r2
 8004872:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	693a      	ldr	r2, [r7, #16]
 8004878:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f003 0303 	and.w	r3, r3, #3
 8004882:	2b03      	cmp	r3, #3
 8004884:	d017      	beq.n	80048b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	2203      	movs	r2, #3
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	43db      	mvns	r3, r3
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	4013      	ands	r3, r2
 800489c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	689a      	ldr	r2, [r3, #8]
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	fa02 f303 	lsl.w	r3, r2, r3
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	693a      	ldr	r2, [r7, #16]
 80048b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d123      	bne.n	800490a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	08da      	lsrs	r2, r3, #3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	3208      	adds	r2, #8
 80048ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	f003 0307 	and.w	r3, r3, #7
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	220f      	movs	r2, #15
 80048da:	fa02 f303 	lsl.w	r3, r2, r3
 80048de:	43db      	mvns	r3, r3
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	4013      	ands	r3, r2
 80048e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	f003 0307 	and.w	r3, r3, #7
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	fa02 f303 	lsl.w	r3, r2, r3
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	08da      	lsrs	r2, r3, #3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	3208      	adds	r2, #8
 8004904:	6939      	ldr	r1, [r7, #16]
 8004906:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	005b      	lsls	r3, r3, #1
 8004914:	2203      	movs	r2, #3
 8004916:	fa02 f303 	lsl.w	r3, r2, r3
 800491a:	43db      	mvns	r3, r3
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	4013      	ands	r3, r2
 8004920:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	f003 0203 	and.w	r2, r3, #3
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	005b      	lsls	r3, r3, #1
 800492e:	fa02 f303 	lsl.w	r3, r2, r3
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	4313      	orrs	r3, r2
 8004936:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004946:	2b00      	cmp	r3, #0
 8004948:	f000 80a6 	beq.w	8004a98 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800494c:	4b5b      	ldr	r3, [pc, #364]	; (8004abc <HAL_GPIO_Init+0x2e4>)
 800494e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004950:	4a5a      	ldr	r2, [pc, #360]	; (8004abc <HAL_GPIO_Init+0x2e4>)
 8004952:	f043 0301 	orr.w	r3, r3, #1
 8004956:	6613      	str	r3, [r2, #96]	; 0x60
 8004958:	4b58      	ldr	r3, [pc, #352]	; (8004abc <HAL_GPIO_Init+0x2e4>)
 800495a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800495c:	f003 0301 	and.w	r3, r3, #1
 8004960:	60bb      	str	r3, [r7, #8]
 8004962:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004964:	4a56      	ldr	r2, [pc, #344]	; (8004ac0 <HAL_GPIO_Init+0x2e8>)
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	089b      	lsrs	r3, r3, #2
 800496a:	3302      	adds	r3, #2
 800496c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004970:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f003 0303 	and.w	r3, r3, #3
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	220f      	movs	r2, #15
 800497c:	fa02 f303 	lsl.w	r3, r2, r3
 8004980:	43db      	mvns	r3, r3
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	4013      	ands	r3, r2
 8004986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800498e:	d01f      	beq.n	80049d0 <HAL_GPIO_Init+0x1f8>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a4c      	ldr	r2, [pc, #304]	; (8004ac4 <HAL_GPIO_Init+0x2ec>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d019      	beq.n	80049cc <HAL_GPIO_Init+0x1f4>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4a4b      	ldr	r2, [pc, #300]	; (8004ac8 <HAL_GPIO_Init+0x2f0>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d013      	beq.n	80049c8 <HAL_GPIO_Init+0x1f0>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a4a      	ldr	r2, [pc, #296]	; (8004acc <HAL_GPIO_Init+0x2f4>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d00d      	beq.n	80049c4 <HAL_GPIO_Init+0x1ec>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4a49      	ldr	r2, [pc, #292]	; (8004ad0 <HAL_GPIO_Init+0x2f8>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d007      	beq.n	80049c0 <HAL_GPIO_Init+0x1e8>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a48      	ldr	r2, [pc, #288]	; (8004ad4 <HAL_GPIO_Init+0x2fc>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d101      	bne.n	80049bc <HAL_GPIO_Init+0x1e4>
 80049b8:	2305      	movs	r3, #5
 80049ba:	e00a      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049bc:	2306      	movs	r3, #6
 80049be:	e008      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049c0:	2304      	movs	r3, #4
 80049c2:	e006      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049c4:	2303      	movs	r3, #3
 80049c6:	e004      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049c8:	2302      	movs	r3, #2
 80049ca:	e002      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049cc:	2301      	movs	r3, #1
 80049ce:	e000      	b.n	80049d2 <HAL_GPIO_Init+0x1fa>
 80049d0:	2300      	movs	r3, #0
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	f002 0203 	and.w	r2, r2, #3
 80049d8:	0092      	lsls	r2, r2, #2
 80049da:	4093      	lsls	r3, r2
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80049e2:	4937      	ldr	r1, [pc, #220]	; (8004ac0 <HAL_GPIO_Init+0x2e8>)
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	089b      	lsrs	r3, r3, #2
 80049e8:	3302      	adds	r3, #2
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80049f0:	4b39      	ldr	r3, [pc, #228]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	43db      	mvns	r3, r3
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4013      	ands	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d003      	beq.n	8004a14 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004a14:	4a30      	ldr	r2, [pc, #192]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004a1a:	4b2f      	ldr	r3, [pc, #188]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	43db      	mvns	r3, r3
 8004a24:	693a      	ldr	r2, [r7, #16]
 8004a26:	4013      	ands	r3, r2
 8004a28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004a3e:	4a26      	ldr	r2, [pc, #152]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004a44:	4b24      	ldr	r3, [pc, #144]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	43db      	mvns	r3, r3
 8004a4e:	693a      	ldr	r2, [r7, #16]
 8004a50:	4013      	ands	r3, r2
 8004a52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d003      	beq.n	8004a68 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004a68:	4a1b      	ldr	r2, [pc, #108]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004a6e:	4b1a      	ldr	r3, [pc, #104]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	43db      	mvns	r3, r3
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a92:	4a11      	ldr	r2, [pc, #68]	; (8004ad8 <HAL_GPIO_Init+0x300>)
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	fa22 f303 	lsr.w	r3, r2, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f47f ae9d 	bne.w	80047e8 <HAL_GPIO_Init+0x10>
  }
}
 8004aae:	bf00      	nop
 8004ab0:	bf00      	nop
 8004ab2:	371c      	adds	r7, #28
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	40010000 	.word	0x40010000
 8004ac4:	48000400 	.word	0x48000400
 8004ac8:	48000800 	.word	0x48000800
 8004acc:	48000c00 	.word	0x48000c00
 8004ad0:	48001000 	.word	0x48001000
 8004ad4:	48001400 	.word	0x48001400
 8004ad8:	40010400 	.word	0x40010400

08004adc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	807b      	strh	r3, [r7, #2]
 8004ae8:	4613      	mov	r3, r2
 8004aea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004aec:	787b      	ldrb	r3, [r7, #1]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d003      	beq.n	8004afa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004af2:	887a      	ldrh	r2, [r7, #2]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004af8:	e002      	b.n	8004b00 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004afa:	887a      	ldrh	r2, [r7, #2]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	4603      	mov	r3, r0
 8004b14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004b16:	4b08      	ldr	r3, [pc, #32]	; (8004b38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b18:	695a      	ldr	r2, [r3, #20]
 8004b1a:	88fb      	ldrh	r3, [r7, #6]
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d006      	beq.n	8004b30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004b22:	4a05      	ldr	r2, [pc, #20]	; (8004b38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004b24:	88fb      	ldrh	r3, [r7, #6]
 8004b26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b28:	88fb      	ldrh	r3, [r7, #6]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 f806 	bl	8004b3c <HAL_GPIO_EXTI_Callback>
  }
}
 8004b30:	bf00      	nop
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40010400 	.word	0x40010400

08004b3c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	4603      	mov	r3, r0
 8004b44:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
	...

08004b54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d141      	bne.n	8004be6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b62:	4b4b      	ldr	r3, [pc, #300]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004b6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b6e:	d131      	bne.n	8004bd4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004b70:	4b47      	ldr	r3, [pc, #284]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b76:	4a46      	ldr	r2, [pc, #280]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b7c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004b80:	4b43      	ldr	r3, [pc, #268]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004b88:	4a41      	ldr	r2, [pc, #260]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004b8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004b90:	4b40      	ldr	r3, [pc, #256]	; (8004c94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2232      	movs	r2, #50	; 0x32
 8004b96:	fb02 f303 	mul.w	r3, r2, r3
 8004b9a:	4a3f      	ldr	r2, [pc, #252]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	0c9b      	lsrs	r3, r3, #18
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ba6:	e002      	b.n	8004bae <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004bae:	4b38      	ldr	r3, [pc, #224]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bba:	d102      	bne.n	8004bc2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d1f2      	bne.n	8004ba8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004bc2:	4b33      	ldr	r3, [pc, #204]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bce:	d158      	bne.n	8004c82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e057      	b.n	8004c84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004bd4:	4b2e      	ldr	r3, [pc, #184]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bda:	4a2d      	ldr	r2, [pc, #180]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004be0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004be4:	e04d      	b.n	8004c82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bec:	d141      	bne.n	8004c72 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004bee:	4b28      	ldr	r3, [pc, #160]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bfa:	d131      	bne.n	8004c60 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004bfc:	4b24      	ldr	r3, [pc, #144]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c02:	4a23      	ldr	r2, [pc, #140]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c08:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c0c:	4b20      	ldr	r3, [pc, #128]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004c14:	4a1e      	ldr	r2, [pc, #120]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c1a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c1c:	4b1d      	ldr	r3, [pc, #116]	; (8004c94 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2232      	movs	r2, #50	; 0x32
 8004c22:	fb02 f303 	mul.w	r3, r2, r3
 8004c26:	4a1c      	ldr	r2, [pc, #112]	; (8004c98 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004c28:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2c:	0c9b      	lsrs	r3, r3, #18
 8004c2e:	3301      	adds	r3, #1
 8004c30:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c32:	e002      	b.n	8004c3a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	3b01      	subs	r3, #1
 8004c38:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c3a:	4b15      	ldr	r3, [pc, #84]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c46:	d102      	bne.n	8004c4e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d1f2      	bne.n	8004c34 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c4e:	4b10      	ldr	r3, [pc, #64]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c5a:	d112      	bne.n	8004c82 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e011      	b.n	8004c84 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c60:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c66:	4a0a      	ldr	r2, [pc, #40]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004c70:	e007      	b.n	8004c82 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004c72:	4b07      	ldr	r3, [pc, #28]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004c7a:	4a05      	ldr	r2, [pc, #20]	; (8004c90 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c7c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004c80:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004c82:	2300      	movs	r3, #0
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr
 8004c90:	40007000 	.word	0x40007000
 8004c94:	20000000 	.word	0x20000000
 8004c98:	431bde83 	.word	0x431bde83

08004c9c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004ca0:	4b05      	ldr	r3, [pc, #20]	; (8004cb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	4a04      	ldr	r2, [pc, #16]	; (8004cb8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004ca6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004caa:	6093      	str	r3, [r2, #8]
}
 8004cac:	bf00      	nop
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	40007000 	.word	0x40007000

08004cbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b088      	sub	sp, #32
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e306      	b.n	80052dc <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d075      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cda:	4b97      	ldr	r3, [pc, #604]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 030c 	and.w	r3, r3, #12
 8004ce2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ce4:	4b94      	ldr	r3, [pc, #592]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	f003 0303 	and.w	r3, r3, #3
 8004cec:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	2b0c      	cmp	r3, #12
 8004cf2:	d102      	bne.n	8004cfa <HAL_RCC_OscConfig+0x3e>
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	2b03      	cmp	r3, #3
 8004cf8:	d002      	beq.n	8004d00 <HAL_RCC_OscConfig+0x44>
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	2b08      	cmp	r3, #8
 8004cfe:	d10b      	bne.n	8004d18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d00:	4b8d      	ldr	r3, [pc, #564]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d05b      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x108>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d157      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e2e1      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d20:	d106      	bne.n	8004d30 <HAL_RCC_OscConfig+0x74>
 8004d22:	4b85      	ldr	r3, [pc, #532]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a84      	ldr	r2, [pc, #528]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d2c:	6013      	str	r3, [r2, #0]
 8004d2e:	e01d      	b.n	8004d6c <HAL_RCC_OscConfig+0xb0>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d38:	d10c      	bne.n	8004d54 <HAL_RCC_OscConfig+0x98>
 8004d3a:	4b7f      	ldr	r3, [pc, #508]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a7e      	ldr	r2, [pc, #504]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d44:	6013      	str	r3, [r2, #0]
 8004d46:	4b7c      	ldr	r3, [pc, #496]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a7b      	ldr	r2, [pc, #492]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d50:	6013      	str	r3, [r2, #0]
 8004d52:	e00b      	b.n	8004d6c <HAL_RCC_OscConfig+0xb0>
 8004d54:	4b78      	ldr	r3, [pc, #480]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a77      	ldr	r2, [pc, #476]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d5e:	6013      	str	r3, [r2, #0]
 8004d60:	4b75      	ldr	r3, [pc, #468]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a74      	ldr	r2, [pc, #464]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d013      	beq.n	8004d9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d74:	f7fd fcac 	bl	80026d0 <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d7a:	e008      	b.n	8004d8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d7c:	f7fd fca8 	bl	80026d0 <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b64      	cmp	r3, #100	; 0x64
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e2a6      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d8e:	4b6a      	ldr	r3, [pc, #424]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d0f0      	beq.n	8004d7c <HAL_RCC_OscConfig+0xc0>
 8004d9a:	e014      	b.n	8004dc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d9c:	f7fd fc98 	bl	80026d0 <HAL_GetTick>
 8004da0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004da2:	e008      	b.n	8004db6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004da4:	f7fd fc94 	bl	80026d0 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b64      	cmp	r3, #100	; 0x64
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e292      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004db6:	4b60      	ldr	r3, [pc, #384]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d1f0      	bne.n	8004da4 <HAL_RCC_OscConfig+0xe8>
 8004dc2:	e000      	b.n	8004dc6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d075      	beq.n	8004ebe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dd2:	4b59      	ldr	r3, [pc, #356]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 030c 	and.w	r3, r3, #12
 8004dda:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ddc:	4b56      	ldr	r3, [pc, #344]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	f003 0303 	and.w	r3, r3, #3
 8004de4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	2b0c      	cmp	r3, #12
 8004dea:	d102      	bne.n	8004df2 <HAL_RCC_OscConfig+0x136>
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d002      	beq.n	8004df8 <HAL_RCC_OscConfig+0x13c>
 8004df2:	69bb      	ldr	r3, [r7, #24]
 8004df4:	2b04      	cmp	r3, #4
 8004df6:	d11f      	bne.n	8004e38 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004df8:	4b4f      	ldr	r3, [pc, #316]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d005      	beq.n	8004e10 <HAL_RCC_OscConfig+0x154>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d101      	bne.n	8004e10 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e265      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e10:	4b49      	ldr	r3, [pc, #292]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	691b      	ldr	r3, [r3, #16]
 8004e1c:	061b      	lsls	r3, r3, #24
 8004e1e:	4946      	ldr	r1, [pc, #280]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004e20:	4313      	orrs	r3, r2
 8004e22:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004e24:	4b45      	ldr	r3, [pc, #276]	; (8004f3c <HAL_RCC_OscConfig+0x280>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7fc fcc1 	bl	80017b0 <HAL_InitTick>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d043      	beq.n	8004ebc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e251      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	68db      	ldr	r3, [r3, #12]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d023      	beq.n	8004e88 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e40:	4b3d      	ldr	r3, [pc, #244]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a3c      	ldr	r2, [pc, #240]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004e46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e4c:	f7fd fc40 	bl	80026d0 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e52:	e008      	b.n	8004e66 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e54:	f7fd fc3c 	bl	80026d0 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d901      	bls.n	8004e66 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e23a      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e66:	4b34      	ldr	r3, [pc, #208]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d0f0      	beq.n	8004e54 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e72:	4b31      	ldr	r3, [pc, #196]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	061b      	lsls	r3, r3, #24
 8004e80:	492d      	ldr	r1, [pc, #180]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	604b      	str	r3, [r1, #4]
 8004e86:	e01a      	b.n	8004ebe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e88:	4b2b      	ldr	r3, [pc, #172]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a2a      	ldr	r2, [pc, #168]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004e8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e94:	f7fd fc1c 	bl	80026d0 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004e9a:	e008      	b.n	8004eae <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e9c:	f7fd fc18 	bl	80026d0 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e216      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004eae:	4b22      	ldr	r3, [pc, #136]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1f0      	bne.n	8004e9c <HAL_RCC_OscConfig+0x1e0>
 8004eba:	e000      	b.n	8004ebe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ebc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0308 	and.w	r3, r3, #8
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d041      	beq.n	8004f4e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d01c      	beq.n	8004f0c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ed2:	4b19      	ldr	r3, [pc, #100]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004ed4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ed8:	4a17      	ldr	r2, [pc, #92]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004eda:	f043 0301 	orr.w	r3, r3, #1
 8004ede:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee2:	f7fd fbf5 	bl	80026d0 <HAL_GetTick>
 8004ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ee8:	e008      	b.n	8004efc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004eea:	f7fd fbf1 	bl	80026d0 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d901      	bls.n	8004efc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004ef8:	2303      	movs	r3, #3
 8004efa:	e1ef      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004efc:	4b0e      	ldr	r3, [pc, #56]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004efe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d0ef      	beq.n	8004eea <HAL_RCC_OscConfig+0x22e>
 8004f0a:	e020      	b.n	8004f4e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f0c:	4b0a      	ldr	r3, [pc, #40]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f12:	4a09      	ldr	r2, [pc, #36]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004f14:	f023 0301 	bic.w	r3, r3, #1
 8004f18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f1c:	f7fd fbd8 	bl	80026d0 <HAL_GetTick>
 8004f20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f22:	e00d      	b.n	8004f40 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f24:	f7fd fbd4 	bl	80026d0 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d906      	bls.n	8004f40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e1d2      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
 8004f36:	bf00      	nop
 8004f38:	40021000 	.word	0x40021000
 8004f3c:	200000c8 	.word	0x200000c8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f40:	4b8c      	ldr	r3, [pc, #560]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8004f42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f46:	f003 0302 	and.w	r3, r3, #2
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1ea      	bne.n	8004f24 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 0304 	and.w	r3, r3, #4
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	f000 80a6 	beq.w	80050a8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004f60:	4b84      	ldr	r3, [pc, #528]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8004f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d101      	bne.n	8004f70 <HAL_RCC_OscConfig+0x2b4>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e000      	b.n	8004f72 <HAL_RCC_OscConfig+0x2b6>
 8004f70:	2300      	movs	r3, #0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00d      	beq.n	8004f92 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f76:	4b7f      	ldr	r3, [pc, #508]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8004f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f7a:	4a7e      	ldr	r2, [pc, #504]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8004f7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f80:	6593      	str	r3, [r2, #88]	; 0x58
 8004f82:	4b7c      	ldr	r3, [pc, #496]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8004f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f8a:	60fb      	str	r3, [r7, #12]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f92:	4b79      	ldr	r3, [pc, #484]	; (8005178 <HAL_RCC_OscConfig+0x4bc>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d118      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f9e:	4b76      	ldr	r3, [pc, #472]	; (8005178 <HAL_RCC_OscConfig+0x4bc>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a75      	ldr	r2, [pc, #468]	; (8005178 <HAL_RCC_OscConfig+0x4bc>)
 8004fa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004faa:	f7fd fb91 	bl	80026d0 <HAL_GetTick>
 8004fae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fb2:	f7fd fb8d 	bl	80026d0 <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e18b      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fc4:	4b6c      	ldr	r3, [pc, #432]	; (8005178 <HAL_RCC_OscConfig+0x4bc>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d0f0      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d108      	bne.n	8004fea <HAL_RCC_OscConfig+0x32e>
 8004fd8:	4b66      	ldr	r3, [pc, #408]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8004fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fde:	4a65      	ldr	r2, [pc, #404]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8004fe0:	f043 0301 	orr.w	r3, r3, #1
 8004fe4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004fe8:	e024      	b.n	8005034 <HAL_RCC_OscConfig+0x378>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	2b05      	cmp	r3, #5
 8004ff0:	d110      	bne.n	8005014 <HAL_RCC_OscConfig+0x358>
 8004ff2:	4b60      	ldr	r3, [pc, #384]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8004ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff8:	4a5e      	ldr	r2, [pc, #376]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8004ffa:	f043 0304 	orr.w	r3, r3, #4
 8004ffe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005002:	4b5c      	ldr	r3, [pc, #368]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8005004:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005008:	4a5a      	ldr	r2, [pc, #360]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 800500a:	f043 0301 	orr.w	r3, r3, #1
 800500e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005012:	e00f      	b.n	8005034 <HAL_RCC_OscConfig+0x378>
 8005014:	4b57      	ldr	r3, [pc, #348]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8005016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800501a:	4a56      	ldr	r2, [pc, #344]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 800501c:	f023 0301 	bic.w	r3, r3, #1
 8005020:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005024:	4b53      	ldr	r3, [pc, #332]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8005026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800502a:	4a52      	ldr	r2, [pc, #328]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 800502c:	f023 0304 	bic.w	r3, r3, #4
 8005030:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d016      	beq.n	800506a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800503c:	f7fd fb48 	bl	80026d0 <HAL_GetTick>
 8005040:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005042:	e00a      	b.n	800505a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005044:	f7fd fb44 	bl	80026d0 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005052:	4293      	cmp	r3, r2
 8005054:	d901      	bls.n	800505a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e140      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800505a:	4b46      	ldr	r3, [pc, #280]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 800505c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d0ed      	beq.n	8005044 <HAL_RCC_OscConfig+0x388>
 8005068:	e015      	b.n	8005096 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800506a:	f7fd fb31 	bl	80026d0 <HAL_GetTick>
 800506e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005070:	e00a      	b.n	8005088 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005072:	f7fd fb2d 	bl	80026d0 <HAL_GetTick>
 8005076:	4602      	mov	r2, r0
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	1ad3      	subs	r3, r2, r3
 800507c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005080:	4293      	cmp	r3, r2
 8005082:	d901      	bls.n	8005088 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e129      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005088:	4b3a      	ldr	r3, [pc, #232]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 800508a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800508e:	f003 0302 	and.w	r3, r3, #2
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1ed      	bne.n	8005072 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005096:	7ffb      	ldrb	r3, [r7, #31]
 8005098:	2b01      	cmp	r3, #1
 800509a:	d105      	bne.n	80050a8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800509c:	4b35      	ldr	r3, [pc, #212]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 800509e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a0:	4a34      	ldr	r2, [pc, #208]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 80050a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050a6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0320 	and.w	r3, r3, #32
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d03c      	beq.n	800512e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d01c      	beq.n	80050f6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80050bc:	4b2d      	ldr	r3, [pc, #180]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 80050be:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80050c2:	4a2c      	ldr	r2, [pc, #176]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 80050c4:	f043 0301 	orr.w	r3, r3, #1
 80050c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050cc:	f7fd fb00 	bl	80026d0 <HAL_GetTick>
 80050d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80050d2:	e008      	b.n	80050e6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80050d4:	f7fd fafc 	bl	80026d0 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d901      	bls.n	80050e6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	e0fa      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80050e6:	4b23      	ldr	r3, [pc, #140]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 80050e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d0ef      	beq.n	80050d4 <HAL_RCC_OscConfig+0x418>
 80050f4:	e01b      	b.n	800512e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80050f6:	4b1f      	ldr	r3, [pc, #124]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 80050f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80050fc:	4a1d      	ldr	r2, [pc, #116]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 80050fe:	f023 0301 	bic.w	r3, r3, #1
 8005102:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005106:	f7fd fae3 	bl	80026d0 <HAL_GetTick>
 800510a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800510c:	e008      	b.n	8005120 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800510e:	f7fd fadf 	bl	80026d0 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d901      	bls.n	8005120 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e0dd      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005120:	4b14      	ldr	r3, [pc, #80]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8005122:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005126:	f003 0302 	and.w	r3, r3, #2
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1ef      	bne.n	800510e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	69db      	ldr	r3, [r3, #28]
 8005132:	2b00      	cmp	r3, #0
 8005134:	f000 80d1 	beq.w	80052da <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005138:	4b0e      	ldr	r3, [pc, #56]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	f003 030c 	and.w	r3, r3, #12
 8005140:	2b0c      	cmp	r3, #12
 8005142:	f000 808b 	beq.w	800525c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	69db      	ldr	r3, [r3, #28]
 800514a:	2b02      	cmp	r3, #2
 800514c:	d15e      	bne.n	800520c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800514e:	4b09      	ldr	r3, [pc, #36]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a08      	ldr	r2, [pc, #32]	; (8005174 <HAL_RCC_OscConfig+0x4b8>)
 8005154:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005158:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800515a:	f7fd fab9 	bl	80026d0 <HAL_GetTick>
 800515e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005160:	e00c      	b.n	800517c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005162:	f7fd fab5 	bl	80026d0 <HAL_GetTick>
 8005166:	4602      	mov	r2, r0
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	1ad3      	subs	r3, r2, r3
 800516c:	2b02      	cmp	r3, #2
 800516e:	d905      	bls.n	800517c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e0b3      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
 8005174:	40021000 	.word	0x40021000
 8005178:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800517c:	4b59      	ldr	r3, [pc, #356]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1ec      	bne.n	8005162 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005188:	4b56      	ldr	r3, [pc, #344]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 800518a:	68da      	ldr	r2, [r3, #12]
 800518c:	4b56      	ldr	r3, [pc, #344]	; (80052e8 <HAL_RCC_OscConfig+0x62c>)
 800518e:	4013      	ands	r3, r2
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	6a11      	ldr	r1, [r2, #32]
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005198:	3a01      	subs	r2, #1
 800519a:	0112      	lsls	r2, r2, #4
 800519c:	4311      	orrs	r1, r2
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80051a2:	0212      	lsls	r2, r2, #8
 80051a4:	4311      	orrs	r1, r2
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80051aa:	0852      	lsrs	r2, r2, #1
 80051ac:	3a01      	subs	r2, #1
 80051ae:	0552      	lsls	r2, r2, #21
 80051b0:	4311      	orrs	r1, r2
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80051b6:	0852      	lsrs	r2, r2, #1
 80051b8:	3a01      	subs	r2, #1
 80051ba:	0652      	lsls	r2, r2, #25
 80051bc:	4311      	orrs	r1, r2
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80051c2:	06d2      	lsls	r2, r2, #27
 80051c4:	430a      	orrs	r2, r1
 80051c6:	4947      	ldr	r1, [pc, #284]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051cc:	4b45      	ldr	r3, [pc, #276]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a44      	ldr	r2, [pc, #272]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 80051d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051d6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051d8:	4b42      	ldr	r3, [pc, #264]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	4a41      	ldr	r2, [pc, #260]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 80051de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051e2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e4:	f7fd fa74 	bl	80026d0 <HAL_GetTick>
 80051e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051ea:	e008      	b.n	80051fe <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ec:	f7fd fa70 	bl	80026d0 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d901      	bls.n	80051fe <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e06e      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051fe:	4b39      	ldr	r3, [pc, #228]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005206:	2b00      	cmp	r3, #0
 8005208:	d0f0      	beq.n	80051ec <HAL_RCC_OscConfig+0x530>
 800520a:	e066      	b.n	80052da <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800520c:	4b35      	ldr	r3, [pc, #212]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a34      	ldr	r2, [pc, #208]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 8005212:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005216:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005218:	4b32      	ldr	r3, [pc, #200]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	4a31      	ldr	r2, [pc, #196]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 800521e:	f023 0303 	bic.w	r3, r3, #3
 8005222:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005224:	4b2f      	ldr	r3, [pc, #188]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	4a2e      	ldr	r2, [pc, #184]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 800522a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800522e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005232:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005234:	f7fd fa4c 	bl	80026d0 <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800523c:	f7fd fa48 	bl	80026d0 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e046      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800524e:	4b25      	ldr	r3, [pc, #148]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f0      	bne.n	800523c <HAL_RCC_OscConfig+0x580>
 800525a:	e03e      	b.n	80052da <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	69db      	ldr	r3, [r3, #28]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d101      	bne.n	8005268 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e039      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005268:	4b1e      	ldr	r3, [pc, #120]	; (80052e4 <HAL_RCC_OscConfig+0x628>)
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f003 0203 	and.w	r2, r3, #3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	429a      	cmp	r2, r3
 800527a:	d12c      	bne.n	80052d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005286:	3b01      	subs	r3, #1
 8005288:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800528a:	429a      	cmp	r2, r3
 800528c:	d123      	bne.n	80052d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005298:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800529a:	429a      	cmp	r2, r3
 800529c:	d11b      	bne.n	80052d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d113      	bne.n	80052d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b8:	085b      	lsrs	r3, r3, #1
 80052ba:	3b01      	subs	r3, #1
 80052bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80052be:	429a      	cmp	r2, r3
 80052c0:	d109      	bne.n	80052d6 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052cc:	085b      	lsrs	r3, r3, #1
 80052ce:	3b01      	subs	r3, #1
 80052d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d001      	beq.n	80052da <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e000      	b.n	80052dc <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80052da:	2300      	movs	r3, #0
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3720      	adds	r7, #32
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	40021000 	.word	0x40021000
 80052e8:	019f800c 	.word	0x019f800c

080052ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b086      	sub	sp, #24
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80052f6:	2300      	movs	r3, #0
 80052f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d101      	bne.n	8005304 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e11e      	b.n	8005542 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005304:	4b91      	ldr	r3, [pc, #580]	; (800554c <HAL_RCC_ClockConfig+0x260>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 030f 	and.w	r3, r3, #15
 800530c:	683a      	ldr	r2, [r7, #0]
 800530e:	429a      	cmp	r2, r3
 8005310:	d910      	bls.n	8005334 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005312:	4b8e      	ldr	r3, [pc, #568]	; (800554c <HAL_RCC_ClockConfig+0x260>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f023 020f 	bic.w	r2, r3, #15
 800531a:	498c      	ldr	r1, [pc, #560]	; (800554c <HAL_RCC_ClockConfig+0x260>)
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	4313      	orrs	r3, r2
 8005320:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005322:	4b8a      	ldr	r3, [pc, #552]	; (800554c <HAL_RCC_ClockConfig+0x260>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 030f 	and.w	r3, r3, #15
 800532a:	683a      	ldr	r2, [r7, #0]
 800532c:	429a      	cmp	r2, r3
 800532e:	d001      	beq.n	8005334 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	e106      	b.n	8005542 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0301 	and.w	r3, r3, #1
 800533c:	2b00      	cmp	r3, #0
 800533e:	d073      	beq.n	8005428 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	2b03      	cmp	r3, #3
 8005346:	d129      	bne.n	800539c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005348:	4b81      	ldr	r3, [pc, #516]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005350:	2b00      	cmp	r3, #0
 8005352:	d101      	bne.n	8005358 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e0f4      	b.n	8005542 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005358:	f000 f9d0 	bl	80056fc <RCC_GetSysClockFreqFromPLLSource>
 800535c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	4a7c      	ldr	r2, [pc, #496]	; (8005554 <HAL_RCC_ClockConfig+0x268>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d93f      	bls.n	80053e6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005366:	4b7a      	ldr	r3, [pc, #488]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d009      	beq.n	8005386 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800537a:	2b00      	cmp	r3, #0
 800537c:	d033      	beq.n	80053e6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005382:	2b00      	cmp	r3, #0
 8005384:	d12f      	bne.n	80053e6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005386:	4b72      	ldr	r3, [pc, #456]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800538e:	4a70      	ldr	r2, [pc, #448]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005394:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	617b      	str	r3, [r7, #20]
 800539a:	e024      	b.n	80053e6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d107      	bne.n	80053b4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053a4:	4b6a      	ldr	r3, [pc, #424]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d109      	bne.n	80053c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e0c6      	b.n	8005542 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053b4:	4b66      	ldr	r3, [pc, #408]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d101      	bne.n	80053c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e0be      	b.n	8005542 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80053c4:	f000 f8ce 	bl	8005564 <HAL_RCC_GetSysClockFreq>
 80053c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	4a61      	ldr	r2, [pc, #388]	; (8005554 <HAL_RCC_ClockConfig+0x268>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d909      	bls.n	80053e6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80053d2:	4b5f      	ldr	r3, [pc, #380]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053da:	4a5d      	ldr	r2, [pc, #372]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 80053dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053e0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80053e2:	2380      	movs	r3, #128	; 0x80
 80053e4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80053e6:	4b5a      	ldr	r3, [pc, #360]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f023 0203 	bic.w	r2, r3, #3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	4957      	ldr	r1, [pc, #348]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 80053f4:	4313      	orrs	r3, r2
 80053f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053f8:	f7fd f96a 	bl	80026d0 <HAL_GetTick>
 80053fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053fe:	e00a      	b.n	8005416 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005400:	f7fd f966 	bl	80026d0 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	f241 3288 	movw	r2, #5000	; 0x1388
 800540e:	4293      	cmp	r3, r2
 8005410:	d901      	bls.n	8005416 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e095      	b.n	8005542 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005416:	4b4e      	ldr	r3, [pc, #312]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 020c 	and.w	r2, r3, #12
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	429a      	cmp	r2, r3
 8005426:	d1eb      	bne.n	8005400 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0302 	and.w	r3, r3, #2
 8005430:	2b00      	cmp	r3, #0
 8005432:	d023      	beq.n	800547c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0304 	and.w	r3, r3, #4
 800543c:	2b00      	cmp	r3, #0
 800543e:	d005      	beq.n	800544c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005440:	4b43      	ldr	r3, [pc, #268]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	4a42      	ldr	r2, [pc, #264]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005446:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800544a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0308 	and.w	r3, r3, #8
 8005454:	2b00      	cmp	r3, #0
 8005456:	d007      	beq.n	8005468 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005458:	4b3d      	ldr	r3, [pc, #244]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005460:	4a3b      	ldr	r2, [pc, #236]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005462:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005466:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005468:	4b39      	ldr	r3, [pc, #228]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	4936      	ldr	r1, [pc, #216]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005476:	4313      	orrs	r3, r2
 8005478:	608b      	str	r3, [r1, #8]
 800547a:	e008      	b.n	800548e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	2b80      	cmp	r3, #128	; 0x80
 8005480:	d105      	bne.n	800548e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005482:	4b33      	ldr	r3, [pc, #204]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	4a32      	ldr	r2, [pc, #200]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005488:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800548c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800548e:	4b2f      	ldr	r3, [pc, #188]	; (800554c <HAL_RCC_ClockConfig+0x260>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 030f 	and.w	r3, r3, #15
 8005496:	683a      	ldr	r2, [r7, #0]
 8005498:	429a      	cmp	r2, r3
 800549a:	d21d      	bcs.n	80054d8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800549c:	4b2b      	ldr	r3, [pc, #172]	; (800554c <HAL_RCC_ClockConfig+0x260>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f023 020f 	bic.w	r2, r3, #15
 80054a4:	4929      	ldr	r1, [pc, #164]	; (800554c <HAL_RCC_ClockConfig+0x260>)
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80054ac:	f7fd f910 	bl	80026d0 <HAL_GetTick>
 80054b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054b2:	e00a      	b.n	80054ca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054b4:	f7fd f90c 	bl	80026d0 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	f241 3288 	movw	r2, #5000	; 0x1388
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e03b      	b.n	8005542 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054ca:	4b20      	ldr	r3, [pc, #128]	; (800554c <HAL_RCC_ClockConfig+0x260>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 030f 	and.w	r3, r3, #15
 80054d2:	683a      	ldr	r2, [r7, #0]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d1ed      	bne.n	80054b4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d008      	beq.n	80054f6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054e4:	4b1a      	ldr	r3, [pc, #104]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	4917      	ldr	r1, [pc, #92]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f003 0308 	and.w	r3, r3, #8
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d009      	beq.n	8005516 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005502:	4b13      	ldr	r3, [pc, #76]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	00db      	lsls	r3, r3, #3
 8005510:	490f      	ldr	r1, [pc, #60]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 8005512:	4313      	orrs	r3, r2
 8005514:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005516:	f000 f825 	bl	8005564 <HAL_RCC_GetSysClockFreq>
 800551a:	4602      	mov	r2, r0
 800551c:	4b0c      	ldr	r3, [pc, #48]	; (8005550 <HAL_RCC_ClockConfig+0x264>)
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	091b      	lsrs	r3, r3, #4
 8005522:	f003 030f 	and.w	r3, r3, #15
 8005526:	490c      	ldr	r1, [pc, #48]	; (8005558 <HAL_RCC_ClockConfig+0x26c>)
 8005528:	5ccb      	ldrb	r3, [r1, r3]
 800552a:	f003 031f 	and.w	r3, r3, #31
 800552e:	fa22 f303 	lsr.w	r3, r2, r3
 8005532:	4a0a      	ldr	r2, [pc, #40]	; (800555c <HAL_RCC_ClockConfig+0x270>)
 8005534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005536:	4b0a      	ldr	r3, [pc, #40]	; (8005560 <HAL_RCC_ClockConfig+0x274>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4618      	mov	r0, r3
 800553c:	f7fc f938 	bl	80017b0 <HAL_InitTick>
 8005540:	4603      	mov	r3, r0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3718      	adds	r7, #24
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	40022000 	.word	0x40022000
 8005550:	40021000 	.word	0x40021000
 8005554:	04c4b400 	.word	0x04c4b400
 8005558:	0800c79c 	.word	0x0800c79c
 800555c:	20000000 	.word	0x20000000
 8005560:	200000c8 	.word	0x200000c8

08005564 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005564:	b480      	push	{r7}
 8005566:	b087      	sub	sp, #28
 8005568:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800556a:	4b2c      	ldr	r3, [pc, #176]	; (800561c <HAL_RCC_GetSysClockFreq+0xb8>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f003 030c 	and.w	r3, r3, #12
 8005572:	2b04      	cmp	r3, #4
 8005574:	d102      	bne.n	800557c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005576:	4b2a      	ldr	r3, [pc, #168]	; (8005620 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005578:	613b      	str	r3, [r7, #16]
 800557a:	e047      	b.n	800560c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800557c:	4b27      	ldr	r3, [pc, #156]	; (800561c <HAL_RCC_GetSysClockFreq+0xb8>)
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	f003 030c 	and.w	r3, r3, #12
 8005584:	2b08      	cmp	r3, #8
 8005586:	d102      	bne.n	800558e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005588:	4b26      	ldr	r3, [pc, #152]	; (8005624 <HAL_RCC_GetSysClockFreq+0xc0>)
 800558a:	613b      	str	r3, [r7, #16]
 800558c:	e03e      	b.n	800560c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800558e:	4b23      	ldr	r3, [pc, #140]	; (800561c <HAL_RCC_GetSysClockFreq+0xb8>)
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f003 030c 	and.w	r3, r3, #12
 8005596:	2b0c      	cmp	r3, #12
 8005598:	d136      	bne.n	8005608 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800559a:	4b20      	ldr	r3, [pc, #128]	; (800561c <HAL_RCC_GetSysClockFreq+0xb8>)
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	f003 0303 	and.w	r3, r3, #3
 80055a2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055a4:	4b1d      	ldr	r3, [pc, #116]	; (800561c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	091b      	lsrs	r3, r3, #4
 80055aa:	f003 030f 	and.w	r3, r3, #15
 80055ae:	3301      	adds	r3, #1
 80055b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2b03      	cmp	r3, #3
 80055b6:	d10c      	bne.n	80055d2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055b8:	4a1a      	ldr	r2, [pc, #104]	; (8005624 <HAL_RCC_GetSysClockFreq+0xc0>)
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c0:	4a16      	ldr	r2, [pc, #88]	; (800561c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055c2:	68d2      	ldr	r2, [r2, #12]
 80055c4:	0a12      	lsrs	r2, r2, #8
 80055c6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80055ca:	fb02 f303 	mul.w	r3, r2, r3
 80055ce:	617b      	str	r3, [r7, #20]
      break;
 80055d0:	e00c      	b.n	80055ec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80055d2:	4a13      	ldr	r2, [pc, #76]	; (8005620 <HAL_RCC_GetSysClockFreq+0xbc>)
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80055da:	4a10      	ldr	r2, [pc, #64]	; (800561c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055dc:	68d2      	ldr	r2, [r2, #12]
 80055de:	0a12      	lsrs	r2, r2, #8
 80055e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80055e4:	fb02 f303 	mul.w	r3, r2, r3
 80055e8:	617b      	str	r3, [r7, #20]
      break;
 80055ea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80055ec:	4b0b      	ldr	r3, [pc, #44]	; (800561c <HAL_RCC_GetSysClockFreq+0xb8>)
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	0e5b      	lsrs	r3, r3, #25
 80055f2:	f003 0303 	and.w	r3, r3, #3
 80055f6:	3301      	adds	r3, #1
 80055f8:	005b      	lsls	r3, r3, #1
 80055fa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80055fc:	697a      	ldr	r2, [r7, #20]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	fbb2 f3f3 	udiv	r3, r2, r3
 8005604:	613b      	str	r3, [r7, #16]
 8005606:	e001      	b.n	800560c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005608:	2300      	movs	r3, #0
 800560a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800560c:	693b      	ldr	r3, [r7, #16]
}
 800560e:	4618      	mov	r0, r3
 8005610:	371c      	adds	r7, #28
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	40021000 	.word	0x40021000
 8005620:	00f42400 	.word	0x00f42400
 8005624:	016e3600 	.word	0x016e3600

08005628 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005628:	b480      	push	{r7}
 800562a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800562c:	4b03      	ldr	r3, [pc, #12]	; (800563c <HAL_RCC_GetHCLKFreq+0x14>)
 800562e:	681b      	ldr	r3, [r3, #0]
}
 8005630:	4618      	mov	r0, r3
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	20000000 	.word	0x20000000

08005640 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005644:	f7ff fff0 	bl	8005628 <HAL_RCC_GetHCLKFreq>
 8005648:	4602      	mov	r2, r0
 800564a:	4b06      	ldr	r3, [pc, #24]	; (8005664 <HAL_RCC_GetPCLK1Freq+0x24>)
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	0a1b      	lsrs	r3, r3, #8
 8005650:	f003 0307 	and.w	r3, r3, #7
 8005654:	4904      	ldr	r1, [pc, #16]	; (8005668 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005656:	5ccb      	ldrb	r3, [r1, r3]
 8005658:	f003 031f 	and.w	r3, r3, #31
 800565c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005660:	4618      	mov	r0, r3
 8005662:	bd80      	pop	{r7, pc}
 8005664:	40021000 	.word	0x40021000
 8005668:	0800c7ac 	.word	0x0800c7ac

0800566c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005670:	f7ff ffda 	bl	8005628 <HAL_RCC_GetHCLKFreq>
 8005674:	4602      	mov	r2, r0
 8005676:	4b06      	ldr	r3, [pc, #24]	; (8005690 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	0adb      	lsrs	r3, r3, #11
 800567c:	f003 0307 	and.w	r3, r3, #7
 8005680:	4904      	ldr	r1, [pc, #16]	; (8005694 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005682:	5ccb      	ldrb	r3, [r1, r3]
 8005684:	f003 031f 	and.w	r3, r3, #31
 8005688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800568c:	4618      	mov	r0, r3
 800568e:	bd80      	pop	{r7, pc}
 8005690:	40021000 	.word	0x40021000
 8005694:	0800c7ac 	.word	0x0800c7ac

08005698 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	220f      	movs	r2, #15
 80056a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80056a8:	4b12      	ldr	r3, [pc, #72]	; (80056f4 <HAL_RCC_GetClockConfig+0x5c>)
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f003 0203 	and.w	r2, r3, #3
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80056b4:	4b0f      	ldr	r3, [pc, #60]	; (80056f4 <HAL_RCC_GetClockConfig+0x5c>)
 80056b6:	689b      	ldr	r3, [r3, #8]
 80056b8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80056c0:	4b0c      	ldr	r3, [pc, #48]	; (80056f4 <HAL_RCC_GetClockConfig+0x5c>)
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80056cc:	4b09      	ldr	r3, [pc, #36]	; (80056f4 <HAL_RCC_GetClockConfig+0x5c>)
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	08db      	lsrs	r3, r3, #3
 80056d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80056da:	4b07      	ldr	r3, [pc, #28]	; (80056f8 <HAL_RCC_GetClockConfig+0x60>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 020f 	and.w	r2, r3, #15
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	601a      	str	r2, [r3, #0]
}
 80056e6:	bf00      	nop
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	40021000 	.word	0x40021000
 80056f8:	40022000 	.word	0x40022000

080056fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b087      	sub	sp, #28
 8005700:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005702:	4b1e      	ldr	r3, [pc, #120]	; (800577c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	f003 0303 	and.w	r3, r3, #3
 800570a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800570c:	4b1b      	ldr	r3, [pc, #108]	; (800577c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	091b      	lsrs	r3, r3, #4
 8005712:	f003 030f 	and.w	r3, r3, #15
 8005716:	3301      	adds	r3, #1
 8005718:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	2b03      	cmp	r3, #3
 800571e:	d10c      	bne.n	800573a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005720:	4a17      	ldr	r2, [pc, #92]	; (8005780 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	fbb2 f3f3 	udiv	r3, r2, r3
 8005728:	4a14      	ldr	r2, [pc, #80]	; (800577c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800572a:	68d2      	ldr	r2, [r2, #12]
 800572c:	0a12      	lsrs	r2, r2, #8
 800572e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005732:	fb02 f303 	mul.w	r3, r2, r3
 8005736:	617b      	str	r3, [r7, #20]
    break;
 8005738:	e00c      	b.n	8005754 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800573a:	4a12      	ldr	r2, [pc, #72]	; (8005784 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005742:	4a0e      	ldr	r2, [pc, #56]	; (800577c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005744:	68d2      	ldr	r2, [r2, #12]
 8005746:	0a12      	lsrs	r2, r2, #8
 8005748:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800574c:	fb02 f303 	mul.w	r3, r2, r3
 8005750:	617b      	str	r3, [r7, #20]
    break;
 8005752:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005754:	4b09      	ldr	r3, [pc, #36]	; (800577c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	0e5b      	lsrs	r3, r3, #25
 800575a:	f003 0303 	and.w	r3, r3, #3
 800575e:	3301      	adds	r3, #1
 8005760:	005b      	lsls	r3, r3, #1
 8005762:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	fbb2 f3f3 	udiv	r3, r2, r3
 800576c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800576e:	687b      	ldr	r3, [r7, #4]
}
 8005770:	4618      	mov	r0, r3
 8005772:	371c      	adds	r7, #28
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr
 800577c:	40021000 	.word	0x40021000
 8005780:	016e3600 	.word	0x016e3600
 8005784:	00f42400 	.word	0x00f42400

08005788 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b086      	sub	sp, #24
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005790:	2300      	movs	r3, #0
 8005792:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005794:	2300      	movs	r3, #0
 8005796:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 8098 	beq.w	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057a6:	2300      	movs	r3, #0
 80057a8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057aa:	4b43      	ldr	r3, [pc, #268]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d10d      	bne.n	80057d2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057b6:	4b40      	ldr	r3, [pc, #256]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ba:	4a3f      	ldr	r2, [pc, #252]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057c0:	6593      	str	r3, [r2, #88]	; 0x58
 80057c2:	4b3d      	ldr	r3, [pc, #244]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ca:	60bb      	str	r3, [r7, #8]
 80057cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ce:	2301      	movs	r3, #1
 80057d0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057d2:	4b3a      	ldr	r3, [pc, #232]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a39      	ldr	r2, [pc, #228]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80057d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057de:	f7fc ff77 	bl	80026d0 <HAL_GetTick>
 80057e2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057e4:	e009      	b.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057e6:	f7fc ff73 	bl	80026d0 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d902      	bls.n	80057fa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	74fb      	strb	r3, [r7, #19]
        break;
 80057f8:	e005      	b.n	8005806 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057fa:	4b30      	ldr	r3, [pc, #192]	; (80058bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005802:	2b00      	cmp	r3, #0
 8005804:	d0ef      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005806:	7cfb      	ldrb	r3, [r7, #19]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d159      	bne.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800580c:	4b2a      	ldr	r3, [pc, #168]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800580e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005812:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005816:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d01e      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	429a      	cmp	r2, r3
 8005826:	d019      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005828:	4b23      	ldr	r3, [pc, #140]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800582a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800582e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005832:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005834:	4b20      	ldr	r3, [pc, #128]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800583a:	4a1f      	ldr	r2, [pc, #124]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800583c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005840:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005844:	4b1c      	ldr	r3, [pc, #112]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800584a:	4a1b      	ldr	r2, [pc, #108]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800584c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005850:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005854:	4a18      	ldr	r2, [pc, #96]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d016      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005866:	f7fc ff33 	bl	80026d0 <HAL_GetTick>
 800586a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800586c:	e00b      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800586e:	f7fc ff2f 	bl	80026d0 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	f241 3288 	movw	r2, #5000	; 0x1388
 800587c:	4293      	cmp	r3, r2
 800587e:	d902      	bls.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	74fb      	strb	r3, [r7, #19]
            break;
 8005884:	e006      	b.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005886:	4b0c      	ldr	r3, [pc, #48]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800588c:	f003 0302 	and.w	r3, r3, #2
 8005890:	2b00      	cmp	r3, #0
 8005892:	d0ec      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005894:	7cfb      	ldrb	r3, [r7, #19]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d10b      	bne.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800589a:	4b07      	ldr	r3, [pc, #28]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800589c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058a8:	4903      	ldr	r1, [pc, #12]	; (80058b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80058b0:	e008      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80058b2:	7cfb      	ldrb	r3, [r7, #19]
 80058b4:	74bb      	strb	r3, [r7, #18]
 80058b6:	e005      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80058b8:	40021000 	.word	0x40021000
 80058bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058c0:	7cfb      	ldrb	r3, [r7, #19]
 80058c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058c4:	7c7b      	ldrb	r3, [r7, #17]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d105      	bne.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058ca:	4ba7      	ldr	r3, [pc, #668]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058ce:	4aa6      	ldr	r2, [pc, #664]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058d4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0301 	and.w	r3, r3, #1
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00a      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058e2:	4ba1      	ldr	r3, [pc, #644]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e8:	f023 0203 	bic.w	r2, r3, #3
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	499d      	ldr	r1, [pc, #628]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0302 	and.w	r3, r3, #2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00a      	beq.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005904:	4b98      	ldr	r3, [pc, #608]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800590a:	f023 020c 	bic.w	r2, r3, #12
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	4995      	ldr	r1, [pc, #596]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005914:	4313      	orrs	r3, r2
 8005916:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0304 	and.w	r3, r3, #4
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00a      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005926:	4b90      	ldr	r3, [pc, #576]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005928:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800592c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	498c      	ldr	r1, [pc, #560]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005936:	4313      	orrs	r3, r2
 8005938:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0308 	and.w	r3, r3, #8
 8005944:	2b00      	cmp	r3, #0
 8005946:	d00a      	beq.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005948:	4b87      	ldr	r3, [pc, #540]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800594a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800594e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	4984      	ldr	r1, [pc, #528]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005958:	4313      	orrs	r3, r2
 800595a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0310 	and.w	r3, r3, #16
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00a      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800596a:	4b7f      	ldr	r3, [pc, #508]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800596c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005970:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	695b      	ldr	r3, [r3, #20]
 8005978:	497b      	ldr	r1, [pc, #492]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800597a:	4313      	orrs	r3, r2
 800597c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0320 	and.w	r3, r3, #32
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00a      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800598c:	4b76      	ldr	r3, [pc, #472]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800598e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005992:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	4973      	ldr	r1, [pc, #460]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800599c:	4313      	orrs	r3, r2
 800599e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00a      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059ae:	4b6e      	ldr	r3, [pc, #440]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059b4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	496a      	ldr	r1, [pc, #424]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00a      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059d0:	4b65      	ldr	r3, [pc, #404]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059d6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6a1b      	ldr	r3, [r3, #32]
 80059de:	4962      	ldr	r1, [pc, #392]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059e0:	4313      	orrs	r3, r2
 80059e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00a      	beq.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059f2:	4b5d      	ldr	r3, [pc, #372]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80059f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a00:	4959      	ldr	r1, [pc, #356]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00a      	beq.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005a14:	4b54      	ldr	r3, [pc, #336]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a1a:	f023 0203 	bic.w	r2, r3, #3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a22:	4951      	ldr	r1, [pc, #324]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a24:	4313      	orrs	r3, r2
 8005a26:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d00a      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a36:	4b4c      	ldr	r3, [pc, #304]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a44:	4948      	ldr	r1, [pc, #288]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d015      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005a58:	4b43      	ldr	r3, [pc, #268]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a66:	4940      	ldr	r1, [pc, #256]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a76:	d105      	bne.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a78:	4b3b      	ldr	r3, [pc, #236]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	4a3a      	ldr	r2, [pc, #232]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a7e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a82:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d015      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005a90:	4b35      	ldr	r3, [pc, #212]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a96:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a9e:	4932      	ldr	r1, [pc, #200]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aaa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005aae:	d105      	bne.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ab0:	4b2d      	ldr	r3, [pc, #180]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	4a2c      	ldr	r2, [pc, #176]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ab6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005aba:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d015      	beq.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005ac8:	4b27      	ldr	r3, [pc, #156]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ace:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad6:	4924      	ldr	r1, [pc, #144]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ae6:	d105      	bne.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ae8:	4b1f      	ldr	r3, [pc, #124]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	4a1e      	ldr	r2, [pc, #120]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005aee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005af2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d015      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b00:	4b19      	ldr	r3, [pc, #100]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b0e:	4916      	ldr	r1, [pc, #88]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b1e:	d105      	bne.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b20:	4b11      	ldr	r3, [pc, #68]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	4a10      	ldr	r2, [pc, #64]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b2a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d019      	beq.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b38:	4b0b      	ldr	r3, [pc, #44]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b46:	4908      	ldr	r1, [pc, #32]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b56:	d109      	bne.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b58:	4b03      	ldr	r3, [pc, #12]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	4a02      	ldr	r2, [pc, #8]	; (8005b68 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005b5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b62:	60d3      	str	r3, [r2, #12]
 8005b64:	e002      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005b66:	bf00      	nop
 8005b68:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d015      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005b78:	4b29      	ldr	r3, [pc, #164]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b7e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b86:	4926      	ldr	r1, [pc, #152]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005b96:	d105      	bne.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005b98:	4b21      	ldr	r3, [pc, #132]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	4a20      	ldr	r2, [pc, #128]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005b9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ba2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d015      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005bb0:	4b1b      	ldr	r3, [pc, #108]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bb6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bbe:	4918      	ldr	r1, [pc, #96]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005bca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bce:	d105      	bne.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005bd0:	4b13      	ldr	r3, [pc, #76]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	4a12      	ldr	r2, [pc, #72]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005bda:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d015      	beq.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005be8:	4b0d      	ldr	r3, [pc, #52]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005bee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bf6:	490a      	ldr	r1, [pc, #40]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c02:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005c06:	d105      	bne.n	8005c14 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c08:	4b05      	ldr	r3, [pc, #20]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	4a04      	ldr	r2, [pc, #16]	; (8005c20 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005c0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005c12:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005c14:	7cbb      	ldrb	r3, [r7, #18]
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3718      	adds	r7, #24
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	40021000 	.word	0x40021000

08005c24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e049      	b.n	8005cca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d106      	bne.n	8005c50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f841 	bl	8005cd2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	3304      	adds	r3, #4
 8005c60:	4619      	mov	r1, r3
 8005c62:	4610      	mov	r0, r2
 8005c64:	f000 fd7a 	bl	800675c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2201      	movs	r2, #1
 8005c7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2201      	movs	r2, #1
 8005c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3708      	adds	r7, #8
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b083      	sub	sp, #12
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005cda:	bf00      	nop
 8005cdc:	370c      	adds	r7, #12
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
	...

08005ce8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b085      	sub	sp, #20
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d001      	beq.n	8005d00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e054      	b.n	8005daa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2202      	movs	r2, #2
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f042 0201 	orr.w	r2, r2, #1
 8005d16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a26      	ldr	r2, [pc, #152]	; (8005db8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d022      	beq.n	8005d68 <HAL_TIM_Base_Start_IT+0x80>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d2a:	d01d      	beq.n	8005d68 <HAL_TIM_Base_Start_IT+0x80>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a22      	ldr	r2, [pc, #136]	; (8005dbc <HAL_TIM_Base_Start_IT+0xd4>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d018      	beq.n	8005d68 <HAL_TIM_Base_Start_IT+0x80>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a21      	ldr	r2, [pc, #132]	; (8005dc0 <HAL_TIM_Base_Start_IT+0xd8>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d013      	beq.n	8005d68 <HAL_TIM_Base_Start_IT+0x80>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a1f      	ldr	r2, [pc, #124]	; (8005dc4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d00e      	beq.n	8005d68 <HAL_TIM_Base_Start_IT+0x80>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a1e      	ldr	r2, [pc, #120]	; (8005dc8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d009      	beq.n	8005d68 <HAL_TIM_Base_Start_IT+0x80>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a1c      	ldr	r2, [pc, #112]	; (8005dcc <HAL_TIM_Base_Start_IT+0xe4>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d004      	beq.n	8005d68 <HAL_TIM_Base_Start_IT+0x80>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a1b      	ldr	r2, [pc, #108]	; (8005dd0 <HAL_TIM_Base_Start_IT+0xe8>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d115      	bne.n	8005d94 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	689a      	ldr	r2, [r3, #8]
 8005d6e:	4b19      	ldr	r3, [pc, #100]	; (8005dd4 <HAL_TIM_Base_Start_IT+0xec>)
 8005d70:	4013      	ands	r3, r2
 8005d72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b06      	cmp	r3, #6
 8005d78:	d015      	beq.n	8005da6 <HAL_TIM_Base_Start_IT+0xbe>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d80:	d011      	beq.n	8005da6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f042 0201 	orr.w	r2, r2, #1
 8005d90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d92:	e008      	b.n	8005da6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f042 0201 	orr.w	r2, r2, #1
 8005da2:	601a      	str	r2, [r3, #0]
 8005da4:	e000      	b.n	8005da8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005da6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	40012c00 	.word	0x40012c00
 8005dbc:	40000400 	.word	0x40000400
 8005dc0:	40000800 	.word	0x40000800
 8005dc4:	40000c00 	.word	0x40000c00
 8005dc8:	40013400 	.word	0x40013400
 8005dcc:	40014000 	.word	0x40014000
 8005dd0:	40015000 	.word	0x40015000
 8005dd4:	00010007 	.word	0x00010007

08005dd8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e049      	b.n	8005e7e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d106      	bne.n	8005e04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7fb ff84 	bl	8001d0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2202      	movs	r2, #2
 8005e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	3304      	adds	r3, #4
 8005e14:	4619      	mov	r1, r3
 8005e16:	4610      	mov	r0, r2
 8005e18:	f000 fca0 	bl	800675c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e7c:	2300      	movs	r3, #0
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3708      	adds	r7, #8
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
	...

08005e88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d109      	bne.n	8005eac <HAL_TIM_PWM_Start+0x24>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	bf14      	ite	ne
 8005ea4:	2301      	movne	r3, #1
 8005ea6:	2300      	moveq	r3, #0
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	e03c      	b.n	8005f26 <HAL_TIM_PWM_Start+0x9e>
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	2b04      	cmp	r3, #4
 8005eb0:	d109      	bne.n	8005ec6 <HAL_TIM_PWM_Start+0x3e>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b01      	cmp	r3, #1
 8005ebc:	bf14      	ite	ne
 8005ebe:	2301      	movne	r3, #1
 8005ec0:	2300      	moveq	r3, #0
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	e02f      	b.n	8005f26 <HAL_TIM_PWM_Start+0x9e>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b08      	cmp	r3, #8
 8005eca:	d109      	bne.n	8005ee0 <HAL_TIM_PWM_Start+0x58>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	bf14      	ite	ne
 8005ed8:	2301      	movne	r3, #1
 8005eda:	2300      	moveq	r3, #0
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	e022      	b.n	8005f26 <HAL_TIM_PWM_Start+0x9e>
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	2b0c      	cmp	r3, #12
 8005ee4:	d109      	bne.n	8005efa <HAL_TIM_PWM_Start+0x72>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	bf14      	ite	ne
 8005ef2:	2301      	movne	r3, #1
 8005ef4:	2300      	moveq	r3, #0
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	e015      	b.n	8005f26 <HAL_TIM_PWM_Start+0x9e>
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	2b10      	cmp	r3, #16
 8005efe:	d109      	bne.n	8005f14 <HAL_TIM_PWM_Start+0x8c>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	bf14      	ite	ne
 8005f0c:	2301      	movne	r3, #1
 8005f0e:	2300      	moveq	r3, #0
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	e008      	b.n	8005f26 <HAL_TIM_PWM_Start+0x9e>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	bf14      	ite	ne
 8005f20:	2301      	movne	r3, #1
 8005f22:	2300      	moveq	r3, #0
 8005f24:	b2db      	uxtb	r3, r3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d001      	beq.n	8005f2e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e0a6      	b.n	800607c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d104      	bne.n	8005f3e <HAL_TIM_PWM_Start+0xb6>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2202      	movs	r2, #2
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f3c:	e023      	b.n	8005f86 <HAL_TIM_PWM_Start+0xfe>
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	2b04      	cmp	r3, #4
 8005f42:	d104      	bne.n	8005f4e <HAL_TIM_PWM_Start+0xc6>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2202      	movs	r2, #2
 8005f48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f4c:	e01b      	b.n	8005f86 <HAL_TIM_PWM_Start+0xfe>
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b08      	cmp	r3, #8
 8005f52:	d104      	bne.n	8005f5e <HAL_TIM_PWM_Start+0xd6>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2202      	movs	r2, #2
 8005f58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f5c:	e013      	b.n	8005f86 <HAL_TIM_PWM_Start+0xfe>
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	2b0c      	cmp	r3, #12
 8005f62:	d104      	bne.n	8005f6e <HAL_TIM_PWM_Start+0xe6>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2202      	movs	r2, #2
 8005f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f6c:	e00b      	b.n	8005f86 <HAL_TIM_PWM_Start+0xfe>
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	2b10      	cmp	r3, #16
 8005f72:	d104      	bne.n	8005f7e <HAL_TIM_PWM_Start+0xf6>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f7c:	e003      	b.n	8005f86 <HAL_TIM_PWM_Start+0xfe>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2202      	movs	r2, #2
 8005f82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	6839      	ldr	r1, [r7, #0]
 8005f8e:	4618      	mov	r0, r3
 8005f90:	f001 f82a 	bl	8006fe8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a3a      	ldr	r2, [pc, #232]	; (8006084 <HAL_TIM_PWM_Start+0x1fc>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d018      	beq.n	8005fd0 <HAL_TIM_PWM_Start+0x148>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a39      	ldr	r2, [pc, #228]	; (8006088 <HAL_TIM_PWM_Start+0x200>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d013      	beq.n	8005fd0 <HAL_TIM_PWM_Start+0x148>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a37      	ldr	r2, [pc, #220]	; (800608c <HAL_TIM_PWM_Start+0x204>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d00e      	beq.n	8005fd0 <HAL_TIM_PWM_Start+0x148>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a36      	ldr	r2, [pc, #216]	; (8006090 <HAL_TIM_PWM_Start+0x208>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d009      	beq.n	8005fd0 <HAL_TIM_PWM_Start+0x148>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a34      	ldr	r2, [pc, #208]	; (8006094 <HAL_TIM_PWM_Start+0x20c>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d004      	beq.n	8005fd0 <HAL_TIM_PWM_Start+0x148>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a33      	ldr	r2, [pc, #204]	; (8006098 <HAL_TIM_PWM_Start+0x210>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d101      	bne.n	8005fd4 <HAL_TIM_PWM_Start+0x14c>
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e000      	b.n	8005fd6 <HAL_TIM_PWM_Start+0x14e>
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d007      	beq.n	8005fea <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005fe8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a25      	ldr	r2, [pc, #148]	; (8006084 <HAL_TIM_PWM_Start+0x1fc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d022      	beq.n	800603a <HAL_TIM_PWM_Start+0x1b2>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ffc:	d01d      	beq.n	800603a <HAL_TIM_PWM_Start+0x1b2>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a26      	ldr	r2, [pc, #152]	; (800609c <HAL_TIM_PWM_Start+0x214>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d018      	beq.n	800603a <HAL_TIM_PWM_Start+0x1b2>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a24      	ldr	r2, [pc, #144]	; (80060a0 <HAL_TIM_PWM_Start+0x218>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d013      	beq.n	800603a <HAL_TIM_PWM_Start+0x1b2>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a23      	ldr	r2, [pc, #140]	; (80060a4 <HAL_TIM_PWM_Start+0x21c>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d00e      	beq.n	800603a <HAL_TIM_PWM_Start+0x1b2>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a19      	ldr	r2, [pc, #100]	; (8006088 <HAL_TIM_PWM_Start+0x200>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d009      	beq.n	800603a <HAL_TIM_PWM_Start+0x1b2>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a18      	ldr	r2, [pc, #96]	; (800608c <HAL_TIM_PWM_Start+0x204>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d004      	beq.n	800603a <HAL_TIM_PWM_Start+0x1b2>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a18      	ldr	r2, [pc, #96]	; (8006098 <HAL_TIM_PWM_Start+0x210>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d115      	bne.n	8006066 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	689a      	ldr	r2, [r3, #8]
 8006040:	4b19      	ldr	r3, [pc, #100]	; (80060a8 <HAL_TIM_PWM_Start+0x220>)
 8006042:	4013      	ands	r3, r2
 8006044:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2b06      	cmp	r3, #6
 800604a:	d015      	beq.n	8006078 <HAL_TIM_PWM_Start+0x1f0>
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006052:	d011      	beq.n	8006078 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f042 0201 	orr.w	r2, r2, #1
 8006062:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006064:	e008      	b.n	8006078 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f042 0201 	orr.w	r2, r2, #1
 8006074:	601a      	str	r2, [r3, #0]
 8006076:	e000      	b.n	800607a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006078:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3710      	adds	r7, #16
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}
 8006084:	40012c00 	.word	0x40012c00
 8006088:	40013400 	.word	0x40013400
 800608c:	40014000 	.word	0x40014000
 8006090:	40014400 	.word	0x40014400
 8006094:	40014800 	.word	0x40014800
 8006098:	40015000 	.word	0x40015000
 800609c:	40000400 	.word	0x40000400
 80060a0:	40000800 	.word	0x40000800
 80060a4:	40000c00 	.word	0x40000c00
 80060a8:	00010007 	.word	0x00010007

080060ac <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2200      	movs	r2, #0
 80060bc:	6839      	ldr	r1, [r7, #0]
 80060be:	4618      	mov	r0, r3
 80060c0:	f000 ff92 	bl	8006fe8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a40      	ldr	r2, [pc, #256]	; (80061cc <HAL_TIM_PWM_Stop+0x120>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d018      	beq.n	8006100 <HAL_TIM_PWM_Stop+0x54>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a3f      	ldr	r2, [pc, #252]	; (80061d0 <HAL_TIM_PWM_Stop+0x124>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d013      	beq.n	8006100 <HAL_TIM_PWM_Stop+0x54>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a3d      	ldr	r2, [pc, #244]	; (80061d4 <HAL_TIM_PWM_Stop+0x128>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d00e      	beq.n	8006100 <HAL_TIM_PWM_Stop+0x54>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a3c      	ldr	r2, [pc, #240]	; (80061d8 <HAL_TIM_PWM_Stop+0x12c>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d009      	beq.n	8006100 <HAL_TIM_PWM_Stop+0x54>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a3a      	ldr	r2, [pc, #232]	; (80061dc <HAL_TIM_PWM_Stop+0x130>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d004      	beq.n	8006100 <HAL_TIM_PWM_Stop+0x54>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a39      	ldr	r2, [pc, #228]	; (80061e0 <HAL_TIM_PWM_Stop+0x134>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d101      	bne.n	8006104 <HAL_TIM_PWM_Stop+0x58>
 8006100:	2301      	movs	r3, #1
 8006102:	e000      	b.n	8006106 <HAL_TIM_PWM_Stop+0x5a>
 8006104:	2300      	movs	r3, #0
 8006106:	2b00      	cmp	r3, #0
 8006108:	d017      	beq.n	800613a <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	6a1a      	ldr	r2, [r3, #32]
 8006110:	f241 1311 	movw	r3, #4369	; 0x1111
 8006114:	4013      	ands	r3, r2
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10f      	bne.n	800613a <HAL_TIM_PWM_Stop+0x8e>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	6a1a      	ldr	r2, [r3, #32]
 8006120:	f244 4344 	movw	r3, #17476	; 0x4444
 8006124:	4013      	ands	r3, r2
 8006126:	2b00      	cmp	r3, #0
 8006128:	d107      	bne.n	800613a <HAL_TIM_PWM_Stop+0x8e>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006138:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	6a1a      	ldr	r2, [r3, #32]
 8006140:	f241 1311 	movw	r3, #4369	; 0x1111
 8006144:	4013      	ands	r3, r2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d10f      	bne.n	800616a <HAL_TIM_PWM_Stop+0xbe>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	6a1a      	ldr	r2, [r3, #32]
 8006150:	f244 4344 	movw	r3, #17476	; 0x4444
 8006154:	4013      	ands	r3, r2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d107      	bne.n	800616a <HAL_TIM_PWM_Stop+0xbe>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0201 	bic.w	r2, r2, #1
 8006168:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d104      	bne.n	800617a <HAL_TIM_PWM_Stop+0xce>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006178:	e023      	b.n	80061c2 <HAL_TIM_PWM_Stop+0x116>
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	2b04      	cmp	r3, #4
 800617e:	d104      	bne.n	800618a <HAL_TIM_PWM_Stop+0xde>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006188:	e01b      	b.n	80061c2 <HAL_TIM_PWM_Stop+0x116>
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b08      	cmp	r3, #8
 800618e:	d104      	bne.n	800619a <HAL_TIM_PWM_Stop+0xee>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006198:	e013      	b.n	80061c2 <HAL_TIM_PWM_Stop+0x116>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b0c      	cmp	r3, #12
 800619e:	d104      	bne.n	80061aa <HAL_TIM_PWM_Stop+0xfe>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80061a8:	e00b      	b.n	80061c2 <HAL_TIM_PWM_Stop+0x116>
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	2b10      	cmp	r3, #16
 80061ae:	d104      	bne.n	80061ba <HAL_TIM_PWM_Stop+0x10e>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061b8:	e003      	b.n	80061c2 <HAL_TIM_PWM_Stop+0x116>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3708      	adds	r7, #8
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	40012c00 	.word	0x40012c00
 80061d0:	40013400 	.word	0x40013400
 80061d4:	40014000 	.word	0x40014000
 80061d8:	40014400 	.word	0x40014400
 80061dc:	40014800 	.word	0x40014800
 80061e0:	40015000 	.word	0x40015000

080061e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b082      	sub	sp, #8
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	f003 0302 	and.w	r3, r3, #2
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	d122      	bne.n	8006240 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f003 0302 	and.w	r3, r3, #2
 8006204:	2b02      	cmp	r3, #2
 8006206:	d11b      	bne.n	8006240 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f06f 0202 	mvn.w	r2, #2
 8006210:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	699b      	ldr	r3, [r3, #24]
 800621e:	f003 0303 	and.w	r3, r3, #3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d003      	beq.n	800622e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 fa7a 	bl	8006720 <HAL_TIM_IC_CaptureCallback>
 800622c:	e005      	b.n	800623a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 fa6c 	bl	800670c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f000 fa7d 	bl	8006734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2200      	movs	r2, #0
 800623e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	f003 0304 	and.w	r3, r3, #4
 800624a:	2b04      	cmp	r3, #4
 800624c:	d122      	bne.n	8006294 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	f003 0304 	and.w	r3, r3, #4
 8006258:	2b04      	cmp	r3, #4
 800625a:	d11b      	bne.n	8006294 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f06f 0204 	mvn.w	r2, #4
 8006264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2202      	movs	r2, #2
 800626a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	699b      	ldr	r3, [r3, #24]
 8006272:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006276:	2b00      	cmp	r3, #0
 8006278:	d003      	beq.n	8006282 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fa50 	bl	8006720 <HAL_TIM_IC_CaptureCallback>
 8006280:	e005      	b.n	800628e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 fa42 	bl	800670c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f000 fa53 	bl	8006734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	f003 0308 	and.w	r3, r3, #8
 800629e:	2b08      	cmp	r3, #8
 80062a0:	d122      	bne.n	80062e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	f003 0308 	and.w	r3, r3, #8
 80062ac:	2b08      	cmp	r3, #8
 80062ae:	d11b      	bne.n	80062e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f06f 0208 	mvn.w	r2, #8
 80062b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2204      	movs	r2, #4
 80062be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	69db      	ldr	r3, [r3, #28]
 80062c6:	f003 0303 	and.w	r3, r3, #3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d003      	beq.n	80062d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 fa26 	bl	8006720 <HAL_TIM_IC_CaptureCallback>
 80062d4:	e005      	b.n	80062e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 fa18 	bl	800670c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 fa29 	bl	8006734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	f003 0310 	and.w	r3, r3, #16
 80062f2:	2b10      	cmp	r3, #16
 80062f4:	d122      	bne.n	800633c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	f003 0310 	and.w	r3, r3, #16
 8006300:	2b10      	cmp	r3, #16
 8006302:	d11b      	bne.n	800633c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f06f 0210 	mvn.w	r2, #16
 800630c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2208      	movs	r2, #8
 8006312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	69db      	ldr	r3, [r3, #28]
 800631a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800631e:	2b00      	cmp	r3, #0
 8006320:	d003      	beq.n	800632a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 f9fc 	bl	8006720 <HAL_TIM_IC_CaptureCallback>
 8006328:	e005      	b.n	8006336 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 f9ee 	bl	800670c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 f9ff 	bl	8006734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	691b      	ldr	r3, [r3, #16]
 8006342:	f003 0301 	and.w	r3, r3, #1
 8006346:	2b01      	cmp	r3, #1
 8006348:	d10e      	bne.n	8006368 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	68db      	ldr	r3, [r3, #12]
 8006350:	f003 0301 	and.w	r3, r3, #1
 8006354:	2b01      	cmp	r3, #1
 8006356:	d107      	bne.n	8006368 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f06f 0201 	mvn.w	r2, #1
 8006360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f7fb f9e8 	bl	8001738 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	691b      	ldr	r3, [r3, #16]
 800636e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006372:	2b80      	cmp	r3, #128	; 0x80
 8006374:	d10e      	bne.n	8006394 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006380:	2b80      	cmp	r3, #128	; 0x80
 8006382:	d107      	bne.n	8006394 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800638c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f001 f970 	bl	8007674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800639e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063a2:	d10e      	bne.n	80063c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ae:	2b80      	cmp	r3, #128	; 0x80
 80063b0:	d107      	bne.n	80063c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80063ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f001 f963 	bl	8007688 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063cc:	2b40      	cmp	r3, #64	; 0x40
 80063ce:	d10e      	bne.n	80063ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68db      	ldr	r3, [r3, #12]
 80063d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063da:	2b40      	cmp	r3, #64	; 0x40
 80063dc:	d107      	bne.n	80063ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80063e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063e8:	6878      	ldr	r0, [r7, #4]
 80063ea:	f000 f9ad 	bl	8006748 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	691b      	ldr	r3, [r3, #16]
 80063f4:	f003 0320 	and.w	r3, r3, #32
 80063f8:	2b20      	cmp	r3, #32
 80063fa:	d10e      	bne.n	800641a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	f003 0320 	and.w	r3, r3, #32
 8006406:	2b20      	cmp	r3, #32
 8006408:	d107      	bne.n	800641a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f06f 0220 	mvn.w	r2, #32
 8006412:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f001 f923 	bl	8007660 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006424:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006428:	d10f      	bne.n	800644a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006434:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006438:	d107      	bne.n	800644a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f001 f929 	bl	800769c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006454:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006458:	d10f      	bne.n	800647a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006464:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006468:	d107      	bne.n	800647a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8006472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f001 f91b 	bl	80076b0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006484:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006488:	d10f      	bne.n	80064aa <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006494:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006498:	d107      	bne.n	80064aa <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80064a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f001 f90d 	bl	80076c4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	691b      	ldr	r3, [r3, #16]
 80064b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80064b8:	d10f      	bne.n	80064da <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80064c8:	d107      	bne.n	80064da <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80064d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f001 f8ff 	bl	80076d8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064da:	bf00      	nop
 80064dc:	3708      	adds	r7, #8
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}
	...

080064e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064f0:	2300      	movs	r3, #0
 80064f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d101      	bne.n	8006502 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064fe:	2302      	movs	r3, #2
 8006500:	e0ff      	b.n	8006702 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2201      	movs	r2, #1
 8006506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2b14      	cmp	r3, #20
 800650e:	f200 80f0 	bhi.w	80066f2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006512:	a201      	add	r2, pc, #4	; (adr r2, 8006518 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006518:	0800656d 	.word	0x0800656d
 800651c:	080066f3 	.word	0x080066f3
 8006520:	080066f3 	.word	0x080066f3
 8006524:	080066f3 	.word	0x080066f3
 8006528:	080065ad 	.word	0x080065ad
 800652c:	080066f3 	.word	0x080066f3
 8006530:	080066f3 	.word	0x080066f3
 8006534:	080066f3 	.word	0x080066f3
 8006538:	080065ef 	.word	0x080065ef
 800653c:	080066f3 	.word	0x080066f3
 8006540:	080066f3 	.word	0x080066f3
 8006544:	080066f3 	.word	0x080066f3
 8006548:	0800662f 	.word	0x0800662f
 800654c:	080066f3 	.word	0x080066f3
 8006550:	080066f3 	.word	0x080066f3
 8006554:	080066f3 	.word	0x080066f3
 8006558:	08006671 	.word	0x08006671
 800655c:	080066f3 	.word	0x080066f3
 8006560:	080066f3 	.word	0x080066f3
 8006564:	080066f3 	.word	0x080066f3
 8006568:	080066b1 	.word	0x080066b1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	68b9      	ldr	r1, [r7, #8]
 8006572:	4618      	mov	r0, r3
 8006574:	f000 f99a 	bl	80068ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	699a      	ldr	r2, [r3, #24]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f042 0208 	orr.w	r2, r2, #8
 8006586:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	699a      	ldr	r2, [r3, #24]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f022 0204 	bic.w	r2, r2, #4
 8006596:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6999      	ldr	r1, [r3, #24]
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	691a      	ldr	r2, [r3, #16]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	430a      	orrs	r2, r1
 80065a8:	619a      	str	r2, [r3, #24]
      break;
 80065aa:	e0a5      	b.n	80066f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	68b9      	ldr	r1, [r7, #8]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f000 fa14 	bl	80069e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	699a      	ldr	r2, [r3, #24]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	699a      	ldr	r2, [r3, #24]
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	6999      	ldr	r1, [r3, #24]
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	021a      	lsls	r2, r3, #8
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	430a      	orrs	r2, r1
 80065ea:	619a      	str	r2, [r3, #24]
      break;
 80065ec:	e084      	b.n	80066f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68b9      	ldr	r1, [r7, #8]
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 fa87 	bl	8006b08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	69da      	ldr	r2, [r3, #28]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f042 0208 	orr.w	r2, r2, #8
 8006608:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	69da      	ldr	r2, [r3, #28]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f022 0204 	bic.w	r2, r2, #4
 8006618:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	69d9      	ldr	r1, [r3, #28]
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	691a      	ldr	r2, [r3, #16]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	61da      	str	r2, [r3, #28]
      break;
 800662c:	e064      	b.n	80066f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	68b9      	ldr	r1, [r7, #8]
 8006634:	4618      	mov	r0, r3
 8006636:	f000 faf9 	bl	8006c2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	69da      	ldr	r2, [r3, #28]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006648:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	69da      	ldr	r2, [r3, #28]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006658:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	69d9      	ldr	r1, [r3, #28]
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	021a      	lsls	r2, r3, #8
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	430a      	orrs	r2, r1
 800666c:	61da      	str	r2, [r3, #28]
      break;
 800666e:	e043      	b.n	80066f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	68b9      	ldr	r1, [r7, #8]
 8006676:	4618      	mov	r0, r3
 8006678:	f000 fb6c 	bl	8006d54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f042 0208 	orr.w	r2, r2, #8
 800668a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f022 0204 	bic.w	r2, r2, #4
 800669a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	691a      	ldr	r2, [r3, #16]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	430a      	orrs	r2, r1
 80066ac:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80066ae:	e023      	b.n	80066f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68b9      	ldr	r1, [r7, #8]
 80066b6:	4618      	mov	r0, r3
 80066b8:	f000 fbb6 	bl	8006e28 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066ca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066da:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	021a      	lsls	r2, r3, #8
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	430a      	orrs	r2, r1
 80066ee:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80066f0:	e002      	b.n	80066f8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	75fb      	strb	r3, [r7, #23]
      break;
 80066f6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006700:	7dfb      	ldrb	r3, [r7, #23]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3718      	adds	r7, #24
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
 800670a:	bf00      	nop

0800670c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006720:	b480      	push	{r7}
 8006722:	b083      	sub	sp, #12
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006728:	bf00      	nop
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800673c:	bf00      	nop
 800673e:	370c      	adds	r7, #12
 8006740:	46bd      	mov	sp, r7
 8006742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006746:	4770      	bx	lr

08006748 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006748:	b480      	push	{r7}
 800674a:	b083      	sub	sp, #12
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006750:	bf00      	nop
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a46      	ldr	r2, [pc, #280]	; (8006888 <TIM_Base_SetConfig+0x12c>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d017      	beq.n	80067a4 <TIM_Base_SetConfig+0x48>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800677a:	d013      	beq.n	80067a4 <TIM_Base_SetConfig+0x48>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a43      	ldr	r2, [pc, #268]	; (800688c <TIM_Base_SetConfig+0x130>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d00f      	beq.n	80067a4 <TIM_Base_SetConfig+0x48>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a42      	ldr	r2, [pc, #264]	; (8006890 <TIM_Base_SetConfig+0x134>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d00b      	beq.n	80067a4 <TIM_Base_SetConfig+0x48>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a41      	ldr	r2, [pc, #260]	; (8006894 <TIM_Base_SetConfig+0x138>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d007      	beq.n	80067a4 <TIM_Base_SetConfig+0x48>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a40      	ldr	r2, [pc, #256]	; (8006898 <TIM_Base_SetConfig+0x13c>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d003      	beq.n	80067a4 <TIM_Base_SetConfig+0x48>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a3f      	ldr	r2, [pc, #252]	; (800689c <TIM_Base_SetConfig+0x140>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d108      	bne.n	80067b6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	68fa      	ldr	r2, [r7, #12]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a33      	ldr	r2, [pc, #204]	; (8006888 <TIM_Base_SetConfig+0x12c>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d023      	beq.n	8006806 <TIM_Base_SetConfig+0xaa>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067c4:	d01f      	beq.n	8006806 <TIM_Base_SetConfig+0xaa>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a30      	ldr	r2, [pc, #192]	; (800688c <TIM_Base_SetConfig+0x130>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d01b      	beq.n	8006806 <TIM_Base_SetConfig+0xaa>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a2f      	ldr	r2, [pc, #188]	; (8006890 <TIM_Base_SetConfig+0x134>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d017      	beq.n	8006806 <TIM_Base_SetConfig+0xaa>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a2e      	ldr	r2, [pc, #184]	; (8006894 <TIM_Base_SetConfig+0x138>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d013      	beq.n	8006806 <TIM_Base_SetConfig+0xaa>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a2d      	ldr	r2, [pc, #180]	; (8006898 <TIM_Base_SetConfig+0x13c>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d00f      	beq.n	8006806 <TIM_Base_SetConfig+0xaa>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a2d      	ldr	r2, [pc, #180]	; (80068a0 <TIM_Base_SetConfig+0x144>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d00b      	beq.n	8006806 <TIM_Base_SetConfig+0xaa>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a2c      	ldr	r2, [pc, #176]	; (80068a4 <TIM_Base_SetConfig+0x148>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d007      	beq.n	8006806 <TIM_Base_SetConfig+0xaa>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a2b      	ldr	r2, [pc, #172]	; (80068a8 <TIM_Base_SetConfig+0x14c>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d003      	beq.n	8006806 <TIM_Base_SetConfig+0xaa>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a26      	ldr	r2, [pc, #152]	; (800689c <TIM_Base_SetConfig+0x140>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d108      	bne.n	8006818 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800680c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	68fa      	ldr	r2, [r7, #12]
 8006814:	4313      	orrs	r3, r2
 8006816:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	695b      	ldr	r3, [r3, #20]
 8006822:	4313      	orrs	r3, r2
 8006824:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	689a      	ldr	r2, [r3, #8]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a12      	ldr	r2, [pc, #72]	; (8006888 <TIM_Base_SetConfig+0x12c>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d013      	beq.n	800686c <TIM_Base_SetConfig+0x110>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a14      	ldr	r2, [pc, #80]	; (8006898 <TIM_Base_SetConfig+0x13c>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d00f      	beq.n	800686c <TIM_Base_SetConfig+0x110>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a14      	ldr	r2, [pc, #80]	; (80068a0 <TIM_Base_SetConfig+0x144>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d00b      	beq.n	800686c <TIM_Base_SetConfig+0x110>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a13      	ldr	r2, [pc, #76]	; (80068a4 <TIM_Base_SetConfig+0x148>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d007      	beq.n	800686c <TIM_Base_SetConfig+0x110>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a12      	ldr	r2, [pc, #72]	; (80068a8 <TIM_Base_SetConfig+0x14c>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d003      	beq.n	800686c <TIM_Base_SetConfig+0x110>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	4a0d      	ldr	r2, [pc, #52]	; (800689c <TIM_Base_SetConfig+0x140>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d103      	bne.n	8006874 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	691a      	ldr	r2, [r3, #16]
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	615a      	str	r2, [r3, #20]
}
 800687a:	bf00      	nop
 800687c:	3714      	adds	r7, #20
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr
 8006886:	bf00      	nop
 8006888:	40012c00 	.word	0x40012c00
 800688c:	40000400 	.word	0x40000400
 8006890:	40000800 	.word	0x40000800
 8006894:	40000c00 	.word	0x40000c00
 8006898:	40013400 	.word	0x40013400
 800689c:	40015000 	.word	0x40015000
 80068a0:	40014000 	.word	0x40014000
 80068a4:	40014400 	.word	0x40014400
 80068a8:	40014800 	.word	0x40014800

080068ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b087      	sub	sp, #28
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a1b      	ldr	r3, [r3, #32]
 80068ba:	f023 0201 	bic.w	r2, r3, #1
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a1b      	ldr	r3, [r3, #32]
 80068c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f023 0303 	bic.w	r3, r3, #3
 80068e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	f023 0302 	bic.w	r3, r3, #2
 80068f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	4313      	orrs	r3, r2
 8006902:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a30      	ldr	r2, [pc, #192]	; (80069c8 <TIM_OC1_SetConfig+0x11c>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d013      	beq.n	8006934 <TIM_OC1_SetConfig+0x88>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a2f      	ldr	r2, [pc, #188]	; (80069cc <TIM_OC1_SetConfig+0x120>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d00f      	beq.n	8006934 <TIM_OC1_SetConfig+0x88>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a2e      	ldr	r2, [pc, #184]	; (80069d0 <TIM_OC1_SetConfig+0x124>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d00b      	beq.n	8006934 <TIM_OC1_SetConfig+0x88>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a2d      	ldr	r2, [pc, #180]	; (80069d4 <TIM_OC1_SetConfig+0x128>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d007      	beq.n	8006934 <TIM_OC1_SetConfig+0x88>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4a2c      	ldr	r2, [pc, #176]	; (80069d8 <TIM_OC1_SetConfig+0x12c>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d003      	beq.n	8006934 <TIM_OC1_SetConfig+0x88>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	4a2b      	ldr	r2, [pc, #172]	; (80069dc <TIM_OC1_SetConfig+0x130>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d10c      	bne.n	800694e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	f023 0308 	bic.w	r3, r3, #8
 800693a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	697a      	ldr	r2, [r7, #20]
 8006942:	4313      	orrs	r3, r2
 8006944:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	f023 0304 	bic.w	r3, r3, #4
 800694c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a1d      	ldr	r2, [pc, #116]	; (80069c8 <TIM_OC1_SetConfig+0x11c>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d013      	beq.n	800697e <TIM_OC1_SetConfig+0xd2>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a1c      	ldr	r2, [pc, #112]	; (80069cc <TIM_OC1_SetConfig+0x120>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d00f      	beq.n	800697e <TIM_OC1_SetConfig+0xd2>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a1b      	ldr	r2, [pc, #108]	; (80069d0 <TIM_OC1_SetConfig+0x124>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d00b      	beq.n	800697e <TIM_OC1_SetConfig+0xd2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a1a      	ldr	r2, [pc, #104]	; (80069d4 <TIM_OC1_SetConfig+0x128>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d007      	beq.n	800697e <TIM_OC1_SetConfig+0xd2>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a19      	ldr	r2, [pc, #100]	; (80069d8 <TIM_OC1_SetConfig+0x12c>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d003      	beq.n	800697e <TIM_OC1_SetConfig+0xd2>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a18      	ldr	r2, [pc, #96]	; (80069dc <TIM_OC1_SetConfig+0x130>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d111      	bne.n	80069a2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006984:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800698c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	693a      	ldr	r2, [r7, #16]
 8006994:	4313      	orrs	r3, r2
 8006996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	4313      	orrs	r3, r2
 80069a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	693a      	ldr	r2, [r7, #16]
 80069a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	697a      	ldr	r2, [r7, #20]
 80069ba:	621a      	str	r2, [r3, #32]
}
 80069bc:	bf00      	nop
 80069be:	371c      	adds	r7, #28
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	40012c00 	.word	0x40012c00
 80069cc:	40013400 	.word	0x40013400
 80069d0:	40014000 	.word	0x40014000
 80069d4:	40014400 	.word	0x40014400
 80069d8:	40014800 	.word	0x40014800
 80069dc:	40015000 	.word	0x40015000

080069e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b087      	sub	sp, #28
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	f023 0210 	bic.w	r2, r3, #16
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	699b      	ldr	r3, [r3, #24]
 8006a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	021b      	lsls	r3, r3, #8
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f023 0320 	bic.w	r3, r3, #32
 8006a2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	011b      	lsls	r3, r3, #4
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a2c      	ldr	r2, [pc, #176]	; (8006af0 <TIM_OC2_SetConfig+0x110>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d007      	beq.n	8006a54 <TIM_OC2_SetConfig+0x74>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a2b      	ldr	r2, [pc, #172]	; (8006af4 <TIM_OC2_SetConfig+0x114>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d003      	beq.n	8006a54 <TIM_OC2_SetConfig+0x74>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a2a      	ldr	r2, [pc, #168]	; (8006af8 <TIM_OC2_SetConfig+0x118>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d10d      	bne.n	8006a70 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	011b      	lsls	r3, r3, #4
 8006a62:	697a      	ldr	r2, [r7, #20]
 8006a64:	4313      	orrs	r3, r2
 8006a66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a1f      	ldr	r2, [pc, #124]	; (8006af0 <TIM_OC2_SetConfig+0x110>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d013      	beq.n	8006aa0 <TIM_OC2_SetConfig+0xc0>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a1e      	ldr	r2, [pc, #120]	; (8006af4 <TIM_OC2_SetConfig+0x114>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d00f      	beq.n	8006aa0 <TIM_OC2_SetConfig+0xc0>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a1e      	ldr	r2, [pc, #120]	; (8006afc <TIM_OC2_SetConfig+0x11c>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d00b      	beq.n	8006aa0 <TIM_OC2_SetConfig+0xc0>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4a1d      	ldr	r2, [pc, #116]	; (8006b00 <TIM_OC2_SetConfig+0x120>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d007      	beq.n	8006aa0 <TIM_OC2_SetConfig+0xc0>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a1c      	ldr	r2, [pc, #112]	; (8006b04 <TIM_OC2_SetConfig+0x124>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d003      	beq.n	8006aa0 <TIM_OC2_SetConfig+0xc0>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a17      	ldr	r2, [pc, #92]	; (8006af8 <TIM_OC2_SetConfig+0x118>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d113      	bne.n	8006ac8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006aa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006aae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	695b      	ldr	r3, [r3, #20]
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	693a      	ldr	r2, [r7, #16]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	693a      	ldr	r2, [r7, #16]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	693a      	ldr	r2, [r7, #16]
 8006acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685a      	ldr	r2, [r3, #4]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	697a      	ldr	r2, [r7, #20]
 8006ae0:	621a      	str	r2, [r3, #32]
}
 8006ae2:	bf00      	nop
 8006ae4:	371c      	adds	r7, #28
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	40012c00 	.word	0x40012c00
 8006af4:	40013400 	.word	0x40013400
 8006af8:	40015000 	.word	0x40015000
 8006afc:	40014000 	.word	0x40014000
 8006b00:	40014400 	.word	0x40014400
 8006b04:	40014800 	.word	0x40014800

08006b08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b087      	sub	sp, #28
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a1b      	ldr	r3, [r3, #32]
 8006b16:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a1b      	ldr	r3, [r3, #32]
 8006b22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	69db      	ldr	r3, [r3, #28]
 8006b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f023 0303 	bic.w	r3, r3, #3
 8006b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	68fa      	ldr	r2, [r7, #12]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	021b      	lsls	r3, r3, #8
 8006b5c:	697a      	ldr	r2, [r7, #20]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a2b      	ldr	r2, [pc, #172]	; (8006c14 <TIM_OC3_SetConfig+0x10c>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d007      	beq.n	8006b7a <TIM_OC3_SetConfig+0x72>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a2a      	ldr	r2, [pc, #168]	; (8006c18 <TIM_OC3_SetConfig+0x110>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d003      	beq.n	8006b7a <TIM_OC3_SetConfig+0x72>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a29      	ldr	r2, [pc, #164]	; (8006c1c <TIM_OC3_SetConfig+0x114>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d10d      	bne.n	8006b96 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	021b      	lsls	r3, r3, #8
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b8e:	697b      	ldr	r3, [r7, #20]
 8006b90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a1e      	ldr	r2, [pc, #120]	; (8006c14 <TIM_OC3_SetConfig+0x10c>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d013      	beq.n	8006bc6 <TIM_OC3_SetConfig+0xbe>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a1d      	ldr	r2, [pc, #116]	; (8006c18 <TIM_OC3_SetConfig+0x110>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d00f      	beq.n	8006bc6 <TIM_OC3_SetConfig+0xbe>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a1d      	ldr	r2, [pc, #116]	; (8006c20 <TIM_OC3_SetConfig+0x118>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d00b      	beq.n	8006bc6 <TIM_OC3_SetConfig+0xbe>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a1c      	ldr	r2, [pc, #112]	; (8006c24 <TIM_OC3_SetConfig+0x11c>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d007      	beq.n	8006bc6 <TIM_OC3_SetConfig+0xbe>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a1b      	ldr	r2, [pc, #108]	; (8006c28 <TIM_OC3_SetConfig+0x120>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d003      	beq.n	8006bc6 <TIM_OC3_SetConfig+0xbe>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a16      	ldr	r2, [pc, #88]	; (8006c1c <TIM_OC3_SetConfig+0x114>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d113      	bne.n	8006bee <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	011b      	lsls	r3, r3, #4
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	699b      	ldr	r3, [r3, #24]
 8006be6:	011b      	lsls	r3, r3, #4
 8006be8:	693a      	ldr	r2, [r7, #16]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	693a      	ldr	r2, [r7, #16]
 8006bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	621a      	str	r2, [r3, #32]
}
 8006c08:	bf00      	nop
 8006c0a:	371c      	adds	r7, #28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr
 8006c14:	40012c00 	.word	0x40012c00
 8006c18:	40013400 	.word	0x40013400
 8006c1c:	40015000 	.word	0x40015000
 8006c20:	40014000 	.word	0x40014000
 8006c24:	40014400 	.word	0x40014400
 8006c28:	40014800 	.word	0x40014800

08006c2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b087      	sub	sp, #28
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
 8006c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a1b      	ldr	r3, [r3, #32]
 8006c3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	69db      	ldr	r3, [r3, #28]
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	021b      	lsls	r3, r3, #8
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c7a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	031b      	lsls	r3, r3, #12
 8006c82:	697a      	ldr	r2, [r7, #20]
 8006c84:	4313      	orrs	r3, r2
 8006c86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a2c      	ldr	r2, [pc, #176]	; (8006d3c <TIM_OC4_SetConfig+0x110>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d007      	beq.n	8006ca0 <TIM_OC4_SetConfig+0x74>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	4a2b      	ldr	r2, [pc, #172]	; (8006d40 <TIM_OC4_SetConfig+0x114>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d003      	beq.n	8006ca0 <TIM_OC4_SetConfig+0x74>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a2a      	ldr	r2, [pc, #168]	; (8006d44 <TIM_OC4_SetConfig+0x118>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d10d      	bne.n	8006cbc <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006ca6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	031b      	lsls	r3, r3, #12
 8006cae:	697a      	ldr	r2, [r7, #20]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	4a1f      	ldr	r2, [pc, #124]	; (8006d3c <TIM_OC4_SetConfig+0x110>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d013      	beq.n	8006cec <TIM_OC4_SetConfig+0xc0>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a1e      	ldr	r2, [pc, #120]	; (8006d40 <TIM_OC4_SetConfig+0x114>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d00f      	beq.n	8006cec <TIM_OC4_SetConfig+0xc0>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a1e      	ldr	r2, [pc, #120]	; (8006d48 <TIM_OC4_SetConfig+0x11c>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d00b      	beq.n	8006cec <TIM_OC4_SetConfig+0xc0>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a1d      	ldr	r2, [pc, #116]	; (8006d4c <TIM_OC4_SetConfig+0x120>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d007      	beq.n	8006cec <TIM_OC4_SetConfig+0xc0>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a1c      	ldr	r2, [pc, #112]	; (8006d50 <TIM_OC4_SetConfig+0x124>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d003      	beq.n	8006cec <TIM_OC4_SetConfig+0xc0>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a17      	ldr	r2, [pc, #92]	; (8006d44 <TIM_OC4_SetConfig+0x118>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d113      	bne.n	8006d14 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cf2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006cfa:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	695b      	ldr	r3, [r3, #20]
 8006d00:	019b      	lsls	r3, r3, #6
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	699b      	ldr	r3, [r3, #24]
 8006d0c:	019b      	lsls	r3, r3, #6
 8006d0e:	693a      	ldr	r2, [r7, #16]
 8006d10:	4313      	orrs	r3, r2
 8006d12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	68fa      	ldr	r2, [r7, #12]
 8006d1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	685a      	ldr	r2, [r3, #4]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	621a      	str	r2, [r3, #32]
}
 8006d2e:	bf00      	nop
 8006d30:	371c      	adds	r7, #28
 8006d32:	46bd      	mov	sp, r7
 8006d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop
 8006d3c:	40012c00 	.word	0x40012c00
 8006d40:	40013400 	.word	0x40013400
 8006d44:	40015000 	.word	0x40015000
 8006d48:	40014000 	.word	0x40014000
 8006d4c:	40014400 	.word	0x40014400
 8006d50:	40014800 	.word	0x40014800

08006d54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b087      	sub	sp, #28
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68fa      	ldr	r2, [r7, #12]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006d98:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	041b      	lsls	r3, r3, #16
 8006da0:	693a      	ldr	r2, [r7, #16]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	4a19      	ldr	r2, [pc, #100]	; (8006e10 <TIM_OC5_SetConfig+0xbc>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d013      	beq.n	8006dd6 <TIM_OC5_SetConfig+0x82>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	4a18      	ldr	r2, [pc, #96]	; (8006e14 <TIM_OC5_SetConfig+0xc0>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d00f      	beq.n	8006dd6 <TIM_OC5_SetConfig+0x82>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	4a17      	ldr	r2, [pc, #92]	; (8006e18 <TIM_OC5_SetConfig+0xc4>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d00b      	beq.n	8006dd6 <TIM_OC5_SetConfig+0x82>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a16      	ldr	r2, [pc, #88]	; (8006e1c <TIM_OC5_SetConfig+0xc8>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d007      	beq.n	8006dd6 <TIM_OC5_SetConfig+0x82>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	4a15      	ldr	r2, [pc, #84]	; (8006e20 <TIM_OC5_SetConfig+0xcc>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d003      	beq.n	8006dd6 <TIM_OC5_SetConfig+0x82>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4a14      	ldr	r2, [pc, #80]	; (8006e24 <TIM_OC5_SetConfig+0xd0>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d109      	bne.n	8006dea <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ddc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	695b      	ldr	r3, [r3, #20]
 8006de2:	021b      	lsls	r3, r3, #8
 8006de4:	697a      	ldr	r2, [r7, #20]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	697a      	ldr	r2, [r7, #20]
 8006dee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	68fa      	ldr	r2, [r7, #12]
 8006df4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	685a      	ldr	r2, [r3, #4]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	693a      	ldr	r2, [r7, #16]
 8006e02:	621a      	str	r2, [r3, #32]
}
 8006e04:	bf00      	nop
 8006e06:	371c      	adds	r7, #28
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr
 8006e10:	40012c00 	.word	0x40012c00
 8006e14:	40013400 	.word	0x40013400
 8006e18:	40014000 	.word	0x40014000
 8006e1c:	40014400 	.word	0x40014400
 8006e20:	40014800 	.word	0x40014800
 8006e24:	40015000 	.word	0x40015000

08006e28 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b087      	sub	sp, #28
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a1b      	ldr	r3, [r3, #32]
 8006e36:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	021b      	lsls	r3, r3, #8
 8006e62:	68fa      	ldr	r2, [r7, #12]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	051b      	lsls	r3, r3, #20
 8006e76:	693a      	ldr	r2, [r7, #16]
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a1a      	ldr	r2, [pc, #104]	; (8006ee8 <TIM_OC6_SetConfig+0xc0>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d013      	beq.n	8006eac <TIM_OC6_SetConfig+0x84>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a19      	ldr	r2, [pc, #100]	; (8006eec <TIM_OC6_SetConfig+0xc4>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d00f      	beq.n	8006eac <TIM_OC6_SetConfig+0x84>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a18      	ldr	r2, [pc, #96]	; (8006ef0 <TIM_OC6_SetConfig+0xc8>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d00b      	beq.n	8006eac <TIM_OC6_SetConfig+0x84>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	4a17      	ldr	r2, [pc, #92]	; (8006ef4 <TIM_OC6_SetConfig+0xcc>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d007      	beq.n	8006eac <TIM_OC6_SetConfig+0x84>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a16      	ldr	r2, [pc, #88]	; (8006ef8 <TIM_OC6_SetConfig+0xd0>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d003      	beq.n	8006eac <TIM_OC6_SetConfig+0x84>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a15      	ldr	r2, [pc, #84]	; (8006efc <TIM_OC6_SetConfig+0xd4>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d109      	bne.n	8006ec0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006eb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	695b      	ldr	r3, [r3, #20]
 8006eb8:	029b      	lsls	r3, r3, #10
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	697a      	ldr	r2, [r7, #20]
 8006ec4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	68fa      	ldr	r2, [r7, #12]
 8006eca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	685a      	ldr	r2, [r3, #4]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	693a      	ldr	r2, [r7, #16]
 8006ed8:	621a      	str	r2, [r3, #32]
}
 8006eda:	bf00      	nop
 8006edc:	371c      	adds	r7, #28
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	40012c00 	.word	0x40012c00
 8006eec:	40013400 	.word	0x40013400
 8006ef0:	40014000 	.word	0x40014000
 8006ef4:	40014400 	.word	0x40014400
 8006ef8:	40014800 	.word	0x40014800
 8006efc:	40015000 	.word	0x40015000

08006f00 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b087      	sub	sp, #28
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	607a      	str	r2, [r7, #4]
 8006f0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6a1b      	ldr	r3, [r3, #32]
 8006f12:	f023 0201 	bic.w	r2, r3, #1
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	699b      	ldr	r3, [r3, #24]
 8006f1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	4a28      	ldr	r2, [pc, #160]	; (8006fcc <TIM_TI1_SetConfig+0xcc>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d01b      	beq.n	8006f66 <TIM_TI1_SetConfig+0x66>
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f34:	d017      	beq.n	8006f66 <TIM_TI1_SetConfig+0x66>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	4a25      	ldr	r2, [pc, #148]	; (8006fd0 <TIM_TI1_SetConfig+0xd0>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d013      	beq.n	8006f66 <TIM_TI1_SetConfig+0x66>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	4a24      	ldr	r2, [pc, #144]	; (8006fd4 <TIM_TI1_SetConfig+0xd4>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d00f      	beq.n	8006f66 <TIM_TI1_SetConfig+0x66>
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	4a23      	ldr	r2, [pc, #140]	; (8006fd8 <TIM_TI1_SetConfig+0xd8>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d00b      	beq.n	8006f66 <TIM_TI1_SetConfig+0x66>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	4a22      	ldr	r2, [pc, #136]	; (8006fdc <TIM_TI1_SetConfig+0xdc>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d007      	beq.n	8006f66 <TIM_TI1_SetConfig+0x66>
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	4a21      	ldr	r2, [pc, #132]	; (8006fe0 <TIM_TI1_SetConfig+0xe0>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d003      	beq.n	8006f66 <TIM_TI1_SetConfig+0x66>
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	4a20      	ldr	r2, [pc, #128]	; (8006fe4 <TIM_TI1_SetConfig+0xe4>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d101      	bne.n	8006f6a <TIM_TI1_SetConfig+0x6a>
 8006f66:	2301      	movs	r3, #1
 8006f68:	e000      	b.n	8006f6c <TIM_TI1_SetConfig+0x6c>
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d008      	beq.n	8006f82 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	f023 0303 	bic.w	r3, r3, #3
 8006f76:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006f78:	697a      	ldr	r2, [r7, #20]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	617b      	str	r3, [r7, #20]
 8006f80:	e003      	b.n	8006f8a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	f043 0301 	orr.w	r3, r3, #1
 8006f88:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f90:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	011b      	lsls	r3, r3, #4
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	f023 030a 	bic.w	r3, r3, #10
 8006fa4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	f003 030a 	and.w	r3, r3, #10
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	621a      	str	r2, [r3, #32]
}
 8006fbe:	bf00      	nop
 8006fc0:	371c      	adds	r7, #28
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40012c00 	.word	0x40012c00
 8006fd0:	40000400 	.word	0x40000400
 8006fd4:	40000800 	.word	0x40000800
 8006fd8:	40000c00 	.word	0x40000c00
 8006fdc:	40013400 	.word	0x40013400
 8006fe0:	40014000 	.word	0x40014000
 8006fe4:	40015000 	.word	0x40015000

08006fe8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b087      	sub	sp, #28
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	f003 031f 	and.w	r3, r3, #31
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8007000:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6a1a      	ldr	r2, [r3, #32]
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	43db      	mvns	r3, r3
 800700a:	401a      	ands	r2, r3
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6a1a      	ldr	r2, [r3, #32]
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	f003 031f 	and.w	r3, r3, #31
 800701a:	6879      	ldr	r1, [r7, #4]
 800701c:	fa01 f303 	lsl.w	r3, r1, r3
 8007020:	431a      	orrs	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	621a      	str	r2, [r3, #32]
}
 8007026:	bf00      	nop
 8007028:	371c      	adds	r7, #28
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr

08007032 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 8007032:	b580      	push	{r7, lr}
 8007034:	b08a      	sub	sp, #40	; 0x28
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
 800703a:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d101      	bne.n	8007046 <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e0a0      	b.n	8007188 <HAL_TIMEx_HallSensor_Init+0x156>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800704c:	b2db      	uxtb	r3, r3
 800704e:	2b00      	cmp	r3, #0
 8007050:	d106      	bne.n	8007060 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f7fa fe7c 	bl	8001d58 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2202      	movs	r2, #2
 8007064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	3304      	adds	r3, #4
 8007070:	4619      	mov	r1, r3
 8007072:	4610      	mov	r0, r2
 8007074:	f7ff fb72 	bl	800675c <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6818      	ldr	r0, [r3, #0]
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	6819      	ldr	r1, [r3, #0]
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	2203      	movs	r2, #3
 8007086:	f7ff ff3b 	bl	8006f00 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	699a      	ldr	r2, [r3, #24]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f022 020c 	bic.w	r2, r2, #12
 8007098:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	6999      	ldr	r1, [r3, #24]
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	685a      	ldr	r2, [r3, #4]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	430a      	orrs	r2, r1
 80070aa:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	685a      	ldr	r2, [r3, #4]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80070ba:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	6812      	ldr	r2, [r2, #0]
 80070c6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80070ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ce:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	689a      	ldr	r2, [r3, #8]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070de:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	6812      	ldr	r2, [r2, #0]
 80070ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070ee:	f023 0307 	bic.w	r3, r3, #7
 80070f2:	6093      	str	r3, [r2, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689a      	ldr	r2, [r3, #8]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f042 0204 	orr.w	r2, r2, #4
 8007102:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8007104:	2300      	movs	r3, #0
 8007106:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007108:	2300      	movs	r3, #0
 800710a:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800710c:	2370      	movs	r3, #112	; 0x70
 800710e:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007110:	2300      	movs	r3, #0
 8007112:	627b      	str	r3, [r7, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007114:	2300      	movs	r3, #0
 8007116:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007118:	2300      	movs	r3, #0
 800711a:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	68db      	ldr	r3, [r3, #12]
 8007120:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f107 020c 	add.w	r2, r7, #12
 800712a:	4611      	mov	r1, r2
 800712c:	4618      	mov	r0, r3
 800712e:	f7ff fc57 	bl	80069e0 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	6812      	ldr	r2, [r2, #0]
 800713c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007140:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007144:	6053      	str	r3, [r2, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	685a      	ldr	r2, [r3, #4]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8007154:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2201      	movs	r2, #1
 800715a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2201      	movs	r2, #1
 8007162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2201      	movs	r2, #1
 800716a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2201      	movs	r2, #1
 8007172:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2201      	movs	r2, #1
 800717a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2201      	movs	r2, #1
 8007182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007186:	2300      	movs	r3, #0
}
 8007188:	4618      	mov	r0, r3
 800718a:	3728      	adds	r7, #40	; 0x28
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d109      	bne.n	80071b4 <HAL_TIMEx_PWMN_Start+0x24>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	bf14      	ite	ne
 80071ac:	2301      	movne	r3, #1
 80071ae:	2300      	moveq	r3, #0
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	e022      	b.n	80071fa <HAL_TIMEx_PWMN_Start+0x6a>
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	2b04      	cmp	r3, #4
 80071b8:	d109      	bne.n	80071ce <HAL_TIMEx_PWMN_Start+0x3e>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	bf14      	ite	ne
 80071c6:	2301      	movne	r3, #1
 80071c8:	2300      	moveq	r3, #0
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	e015      	b.n	80071fa <HAL_TIMEx_PWMN_Start+0x6a>
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	2b08      	cmp	r3, #8
 80071d2:	d109      	bne.n	80071e8 <HAL_TIMEx_PWMN_Start+0x58>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	2b01      	cmp	r3, #1
 80071de:	bf14      	ite	ne
 80071e0:	2301      	movne	r3, #1
 80071e2:	2300      	moveq	r3, #0
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	e008      	b.n	80071fa <HAL_TIMEx_PWMN_Start+0x6a>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	bf14      	ite	ne
 80071f4:	2301      	movne	r3, #1
 80071f6:	2300      	moveq	r3, #0
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d001      	beq.n	8007202 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e073      	b.n	80072ea <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d104      	bne.n	8007212 <HAL_TIMEx_PWMN_Start+0x82>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2202      	movs	r2, #2
 800720c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007210:	e013      	b.n	800723a <HAL_TIMEx_PWMN_Start+0xaa>
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	2b04      	cmp	r3, #4
 8007216:	d104      	bne.n	8007222 <HAL_TIMEx_PWMN_Start+0x92>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2202      	movs	r2, #2
 800721c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007220:	e00b      	b.n	800723a <HAL_TIMEx_PWMN_Start+0xaa>
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	2b08      	cmp	r3, #8
 8007226:	d104      	bne.n	8007232 <HAL_TIMEx_PWMN_Start+0xa2>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007230:	e003      	b.n	800723a <HAL_TIMEx_PWMN_Start+0xaa>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2202      	movs	r2, #2
 8007236:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2204      	movs	r2, #4
 8007240:	6839      	ldr	r1, [r7, #0]
 8007242:	4618      	mov	r0, r3
 8007244:	f000 fa52 	bl	80076ec <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007256:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a25      	ldr	r2, [pc, #148]	; (80072f4 <HAL_TIMEx_PWMN_Start+0x164>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d022      	beq.n	80072a8 <HAL_TIMEx_PWMN_Start+0x118>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800726a:	d01d      	beq.n	80072a8 <HAL_TIMEx_PWMN_Start+0x118>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a21      	ldr	r2, [pc, #132]	; (80072f8 <HAL_TIMEx_PWMN_Start+0x168>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d018      	beq.n	80072a8 <HAL_TIMEx_PWMN_Start+0x118>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a20      	ldr	r2, [pc, #128]	; (80072fc <HAL_TIMEx_PWMN_Start+0x16c>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d013      	beq.n	80072a8 <HAL_TIMEx_PWMN_Start+0x118>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a1e      	ldr	r2, [pc, #120]	; (8007300 <HAL_TIMEx_PWMN_Start+0x170>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d00e      	beq.n	80072a8 <HAL_TIMEx_PWMN_Start+0x118>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a1d      	ldr	r2, [pc, #116]	; (8007304 <HAL_TIMEx_PWMN_Start+0x174>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d009      	beq.n	80072a8 <HAL_TIMEx_PWMN_Start+0x118>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a1b      	ldr	r2, [pc, #108]	; (8007308 <HAL_TIMEx_PWMN_Start+0x178>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d004      	beq.n	80072a8 <HAL_TIMEx_PWMN_Start+0x118>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a1a      	ldr	r2, [pc, #104]	; (800730c <HAL_TIMEx_PWMN_Start+0x17c>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d115      	bne.n	80072d4 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	689a      	ldr	r2, [r3, #8]
 80072ae:	4b18      	ldr	r3, [pc, #96]	; (8007310 <HAL_TIMEx_PWMN_Start+0x180>)
 80072b0:	4013      	ands	r3, r2
 80072b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2b06      	cmp	r3, #6
 80072b8:	d015      	beq.n	80072e6 <HAL_TIMEx_PWMN_Start+0x156>
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072c0:	d011      	beq.n	80072e6 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f042 0201 	orr.w	r2, r2, #1
 80072d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072d2:	e008      	b.n	80072e6 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f042 0201 	orr.w	r2, r2, #1
 80072e2:	601a      	str	r2, [r3, #0]
 80072e4:	e000      	b.n	80072e8 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80072e8:	2300      	movs	r3, #0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3710      	adds	r7, #16
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}
 80072f2:	bf00      	nop
 80072f4:	40012c00 	.word	0x40012c00
 80072f8:	40000400 	.word	0x40000400
 80072fc:	40000800 	.word	0x40000800
 8007300:	40000c00 	.word	0x40000c00
 8007304:	40013400 	.word	0x40013400
 8007308:	40014000 	.word	0x40014000
 800730c:	40015000 	.word	0x40015000
 8007310:	00010007 	.word	0x00010007

08007314 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2200      	movs	r2, #0
 8007324:	6839      	ldr	r1, [r7, #0]
 8007326:	4618      	mov	r0, r3
 8007328:	f000 f9e0 	bl	80076ec <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	6a1a      	ldr	r2, [r3, #32]
 8007332:	f241 1311 	movw	r3, #4369	; 0x1111
 8007336:	4013      	ands	r3, r2
 8007338:	2b00      	cmp	r3, #0
 800733a:	d10f      	bne.n	800735c <HAL_TIMEx_PWMN_Stop+0x48>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	6a1a      	ldr	r2, [r3, #32]
 8007342:	f244 4344 	movw	r3, #17476	; 0x4444
 8007346:	4013      	ands	r3, r2
 8007348:	2b00      	cmp	r3, #0
 800734a:	d107      	bne.n	800735c <HAL_TIMEx_PWMN_Stop+0x48>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800735a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6a1a      	ldr	r2, [r3, #32]
 8007362:	f241 1311 	movw	r3, #4369	; 0x1111
 8007366:	4013      	ands	r3, r2
 8007368:	2b00      	cmp	r3, #0
 800736a:	d10f      	bne.n	800738c <HAL_TIMEx_PWMN_Stop+0x78>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	6a1a      	ldr	r2, [r3, #32]
 8007372:	f244 4344 	movw	r3, #17476	; 0x4444
 8007376:	4013      	ands	r3, r2
 8007378:	2b00      	cmp	r3, #0
 800737a:	d107      	bne.n	800738c <HAL_TIMEx_PWMN_Stop+0x78>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 0201 	bic.w	r2, r2, #1
 800738a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d104      	bne.n	800739c <HAL_TIMEx_PWMN_Stop+0x88>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	2201      	movs	r2, #1
 8007396:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800739a:	e013      	b.n	80073c4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	2b04      	cmp	r3, #4
 80073a0:	d104      	bne.n	80073ac <HAL_TIMEx_PWMN_Stop+0x98>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2201      	movs	r2, #1
 80073a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80073aa:	e00b      	b.n	80073c4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	2b08      	cmp	r3, #8
 80073b0:	d104      	bne.n	80073bc <HAL_TIMEx_PWMN_Stop+0xa8>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2201      	movs	r2, #1
 80073b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80073ba:	e003      	b.n	80073c4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3708      	adds	r7, #8
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}
	...

080073d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d101      	bne.n	80073e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073e4:	2302      	movs	r3, #2
 80073e6:	e074      	b.n	80074d2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2202      	movs	r2, #2
 80073f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a34      	ldr	r2, [pc, #208]	; (80074e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d009      	beq.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a33      	ldr	r2, [pc, #204]	; (80074e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d004      	beq.n	8007426 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a31      	ldr	r2, [pc, #196]	; (80074e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d108      	bne.n	8007438 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800742c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	68fa      	ldr	r2, [r7, #12]
 8007434:	4313      	orrs	r3, r2
 8007436:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800743e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007442:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	4313      	orrs	r3, r2
 800744c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a21      	ldr	r2, [pc, #132]	; (80074e0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d022      	beq.n	80074a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007468:	d01d      	beq.n	80074a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a1f      	ldr	r2, [pc, #124]	; (80074ec <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d018      	beq.n	80074a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a1d      	ldr	r2, [pc, #116]	; (80074f0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d013      	beq.n	80074a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a1c      	ldr	r2, [pc, #112]	; (80074f4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d00e      	beq.n	80074a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a15      	ldr	r2, [pc, #84]	; (80074e4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d009      	beq.n	80074a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a18      	ldr	r2, [pc, #96]	; (80074f8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d004      	beq.n	80074a6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a11      	ldr	r2, [pc, #68]	; (80074e8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d10c      	bne.n	80074c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	68ba      	ldr	r2, [r7, #8]
 80074b4:	4313      	orrs	r3, r2
 80074b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68ba      	ldr	r2, [r7, #8]
 80074be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074d0:	2300      	movs	r3, #0
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3714      	adds	r7, #20
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	40012c00 	.word	0x40012c00
 80074e4:	40013400 	.word	0x40013400
 80074e8:	40015000 	.word	0x40015000
 80074ec:	40000400 	.word	0x40000400
 80074f0:	40000800 	.word	0x40000800
 80074f4:	40000c00 	.word	0x40000c00
 80074f8:	40014000 	.word	0x40014000

080074fc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b085      	sub	sp, #20
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007506:	2300      	movs	r3, #0
 8007508:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007510:	2b01      	cmp	r3, #1
 8007512:	d101      	bne.n	8007518 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007514:	2302      	movs	r3, #2
 8007516:	e096      	b.n	8007646 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	4313      	orrs	r3, r2
 800752c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	4313      	orrs	r3, r2
 800753a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	4313      	orrs	r3, r2
 8007548:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4313      	orrs	r3, r2
 8007556:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	691b      	ldr	r3, [r3, #16]
 8007562:	4313      	orrs	r3, r2
 8007564:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	695b      	ldr	r3, [r3, #20]
 8007570:	4313      	orrs	r3, r2
 8007572:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800757e:	4313      	orrs	r3, r2
 8007580:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	699b      	ldr	r3, [r3, #24]
 800758c:	041b      	lsls	r3, r3, #16
 800758e:	4313      	orrs	r3, r2
 8007590:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a2f      	ldr	r2, [pc, #188]	; (8007654 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d009      	beq.n	80075b0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a2d      	ldr	r2, [pc, #180]	; (8007658 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d004      	beq.n	80075b0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a2c      	ldr	r2, [pc, #176]	; (800765c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d106      	bne.n	80075be <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	69db      	ldr	r3, [r3, #28]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a24      	ldr	r2, [pc, #144]	; (8007654 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d009      	beq.n	80075dc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a22      	ldr	r2, [pc, #136]	; (8007658 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d004      	beq.n	80075dc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a21      	ldr	r2, [pc, #132]	; (800765c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d12b      	bne.n	8007634 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075e6:	051b      	lsls	r3, r3, #20
 80075e8:	4313      	orrs	r3, r2
 80075ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	6a1b      	ldr	r3, [r3, #32]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007604:	4313      	orrs	r3, r2
 8007606:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a11      	ldr	r2, [pc, #68]	; (8007654 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d009      	beq.n	8007626 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a10      	ldr	r2, [pc, #64]	; (8007658 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d004      	beq.n	8007626 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a0e      	ldr	r2, [pc, #56]	; (800765c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d106      	bne.n	8007634 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007630:	4313      	orrs	r3, r2
 8007632:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68fa      	ldr	r2, [r7, #12]
 800763a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	3714      	adds	r7, #20
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr
 8007652:	bf00      	nop
 8007654:	40012c00 	.word	0x40012c00
 8007658:	40013400 	.word	0x40013400
 800765c:	40015000 	.word	0x40015000

08007660 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007668:	bf00      	nop
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800767c:	bf00      	nop
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007690:	bf00      	nop
 8007692:	370c      	adds	r7, #12
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80076a4:	bf00      	nop
 80076a6:	370c      	adds	r7, #12
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80076b8:	bf00      	nop
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80076cc:	bf00      	nop
 80076ce:	370c      	adds	r7, #12
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr

080076d8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80076e0:	bf00      	nop
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b087      	sub	sp, #28
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	60f8      	str	r0, [r7, #12]
 80076f4:	60b9      	str	r1, [r7, #8]
 80076f6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	f003 031f 	and.w	r3, r3, #31
 80076fe:	2204      	movs	r2, #4
 8007700:	fa02 f303 	lsl.w	r3, r2, r3
 8007704:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6a1a      	ldr	r2, [r3, #32]
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	43db      	mvns	r3, r3
 800770e:	401a      	ands	r2, r3
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6a1a      	ldr	r2, [r3, #32]
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	f003 031f 	and.w	r3, r3, #31
 800771e:	6879      	ldr	r1, [r7, #4]
 8007720:	fa01 f303 	lsl.w	r3, r1, r3
 8007724:	431a      	orrs	r2, r3
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	621a      	str	r2, [r3, #32]
}
 800772a:	bf00      	nop
 800772c:	371c      	adds	r7, #28
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr

08007736 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b082      	sub	sp, #8
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d101      	bne.n	8007748 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	e042      	b.n	80077ce <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800774e:	2b00      	cmp	r3, #0
 8007750:	d106      	bne.n	8007760 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f7fa fc5e 	bl	800201c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2224      	movs	r2, #36	; 0x24
 8007764:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f022 0201 	bic.w	r2, r2, #1
 8007776:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fc51 	bl	8008020 <UART_SetConfig>
 800777e:	4603      	mov	r3, r0
 8007780:	2b01      	cmp	r3, #1
 8007782:	d101      	bne.n	8007788 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e022      	b.n	80077ce <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800778c:	2b00      	cmp	r3, #0
 800778e:	d002      	beq.n	8007796 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f000 ff41 	bl	8008618 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80077a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	689a      	ldr	r2, [r3, #8]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80077b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f042 0201 	orr.w	r2, r2, #1
 80077c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 ffc8 	bl	800875c <UART_CheckIdleState>
 80077cc:	4603      	mov	r3, r0
}
 80077ce:	4618      	mov	r0, r3
 80077d0:	3708      	adds	r7, #8
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077d6:	b580      	push	{r7, lr}
 80077d8:	b08a      	sub	sp, #40	; 0x28
 80077da:	af02      	add	r7, sp, #8
 80077dc:	60f8      	str	r0, [r7, #12]
 80077de:	60b9      	str	r1, [r7, #8]
 80077e0:	603b      	str	r3, [r7, #0]
 80077e2:	4613      	mov	r3, r2
 80077e4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077ec:	2b20      	cmp	r3, #32
 80077ee:	f040 8083 	bne.w	80078f8 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d002      	beq.n	80077fe <HAL_UART_Transmit+0x28>
 80077f8:	88fb      	ldrh	r3, [r7, #6]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d101      	bne.n	8007802 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	e07b      	b.n	80078fa <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007808:	2b01      	cmp	r3, #1
 800780a:	d101      	bne.n	8007810 <HAL_UART_Transmit+0x3a>
 800780c:	2302      	movs	r3, #2
 800780e:	e074      	b.n	80078fa <HAL_UART_Transmit+0x124>
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2221      	movs	r2, #33	; 0x21
 8007824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007828:	f7fa ff52 	bl	80026d0 <HAL_GetTick>
 800782c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	88fa      	ldrh	r2, [r7, #6]
 8007832:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	88fa      	ldrh	r2, [r7, #6]
 800783a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007846:	d108      	bne.n	800785a <HAL_UART_Transmit+0x84>
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	691b      	ldr	r3, [r3, #16]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d104      	bne.n	800785a <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007850:	2300      	movs	r3, #0
 8007852:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	61bb      	str	r3, [r7, #24]
 8007858:	e003      	b.n	8007862 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800785e:	2300      	movs	r3, #0
 8007860:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800786a:	e02c      	b.n	80078c6 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	9300      	str	r3, [sp, #0]
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	2200      	movs	r2, #0
 8007874:	2180      	movs	r1, #128	; 0x80
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f000 ffbb 	bl	80087f2 <UART_WaitOnFlagUntilTimeout>
 800787c:	4603      	mov	r3, r0
 800787e:	2b00      	cmp	r3, #0
 8007880:	d001      	beq.n	8007886 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e039      	b.n	80078fa <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007886:	69fb      	ldr	r3, [r7, #28]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d10b      	bne.n	80078a4 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	881b      	ldrh	r3, [r3, #0]
 8007890:	461a      	mov	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800789a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800789c:	69bb      	ldr	r3, [r7, #24]
 800789e:	3302      	adds	r3, #2
 80078a0:	61bb      	str	r3, [r7, #24]
 80078a2:	e007      	b.n	80078b4 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80078a4:	69fb      	ldr	r3, [r7, #28]
 80078a6:	781a      	ldrb	r2, [r3, #0]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	3301      	adds	r3, #1
 80078b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	3b01      	subs	r3, #1
 80078be:	b29a      	uxth	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80078cc:	b29b      	uxth	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d1cc      	bne.n	800786c <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	9300      	str	r3, [sp, #0]
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	2200      	movs	r2, #0
 80078da:	2140      	movs	r1, #64	; 0x40
 80078dc:	68f8      	ldr	r0, [r7, #12]
 80078de:	f000 ff88 	bl	80087f2 <UART_WaitOnFlagUntilTimeout>
 80078e2:	4603      	mov	r3, r0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d001      	beq.n	80078ec <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80078e8:	2303      	movs	r3, #3
 80078ea:	e006      	b.n	80078fa <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2220      	movs	r2, #32
 80078f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80078f4:	2300      	movs	r3, #0
 80078f6:	e000      	b.n	80078fa <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80078f8:	2302      	movs	r3, #2
  }
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3720      	adds	r7, #32
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
	...

08007904 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b08a      	sub	sp, #40	; 0x28
 8007908:	af00      	add	r7, sp, #0
 800790a:	60f8      	str	r0, [r7, #12]
 800790c:	60b9      	str	r1, [r7, #8]
 800790e:	4613      	mov	r3, r2
 8007910:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007918:	2b20      	cmp	r3, #32
 800791a:	d142      	bne.n	80079a2 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d002      	beq.n	8007928 <HAL_UART_Receive_IT+0x24>
 8007922:	88fb      	ldrh	r3, [r7, #6]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	e03b      	b.n	80079a4 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007932:	2b01      	cmp	r3, #1
 8007934:	d101      	bne.n	800793a <HAL_UART_Receive_IT+0x36>
 8007936:	2302      	movs	r3, #2
 8007938:	e034      	b.n	80079a4 <HAL_UART_Receive_IT+0xa0>
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2201      	movs	r2, #1
 800793e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a17      	ldr	r2, [pc, #92]	; (80079ac <HAL_UART_Receive_IT+0xa8>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d01f      	beq.n	8007992 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800795c:	2b00      	cmp	r3, #0
 800795e:	d018      	beq.n	8007992 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	e853 3f00 	ldrex	r3, [r3]
 800796c:	613b      	str	r3, [r7, #16]
   return(result);
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007974:	627b      	str	r3, [r7, #36]	; 0x24
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	461a      	mov	r2, r3
 800797c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797e:	623b      	str	r3, [r7, #32]
 8007980:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007982:	69f9      	ldr	r1, [r7, #28]
 8007984:	6a3a      	ldr	r2, [r7, #32]
 8007986:	e841 2300 	strex	r3, r2, [r1]
 800798a:	61bb      	str	r3, [r7, #24]
   return(result);
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1e6      	bne.n	8007960 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007992:	88fb      	ldrh	r3, [r7, #6]
 8007994:	461a      	mov	r2, r3
 8007996:	68b9      	ldr	r1, [r7, #8]
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f000 fff3 	bl	8008984 <UART_Start_Receive_IT>
 800799e:	4603      	mov	r3, r0
 80079a0:	e000      	b.n	80079a4 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80079a2:	2302      	movs	r3, #2
  }
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3728      	adds	r7, #40	; 0x28
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}
 80079ac:	40008000 	.word	0x40008000

080079b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b0ba      	sub	sp, #232	; 0xe8
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	69db      	ldr	r3, [r3, #28]
 80079be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80079d6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80079da:	f640 030f 	movw	r3, #2063	; 0x80f
 80079de:	4013      	ands	r3, r2
 80079e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80079e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d11b      	bne.n	8007a24 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80079ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079f0:	f003 0320 	and.w	r3, r3, #32
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d015      	beq.n	8007a24 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80079f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079fc:	f003 0320 	and.w	r3, r3, #32
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d105      	bne.n	8007a10 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007a04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d009      	beq.n	8007a24 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	f000 82d6 	beq.w	8007fc6 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	4798      	blx	r3
      }
      return;
 8007a22:	e2d0      	b.n	8007fc6 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007a24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	f000 811f 	beq.w	8007c6c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007a2e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007a32:	4b8b      	ldr	r3, [pc, #556]	; (8007c60 <HAL_UART_IRQHandler+0x2b0>)
 8007a34:	4013      	ands	r3, r2
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d106      	bne.n	8007a48 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007a3a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007a3e:	4b89      	ldr	r3, [pc, #548]	; (8007c64 <HAL_UART_IRQHandler+0x2b4>)
 8007a40:	4013      	ands	r3, r2
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	f000 8112 	beq.w	8007c6c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007a48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a4c:	f003 0301 	and.w	r3, r3, #1
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d011      	beq.n	8007a78 <HAL_UART_IRQHandler+0xc8>
 8007a54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00b      	beq.n	8007a78 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	2201      	movs	r2, #1
 8007a66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a6e:	f043 0201 	orr.w	r2, r3, #1
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007a78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a7c:	f003 0302 	and.w	r3, r3, #2
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d011      	beq.n	8007aa8 <HAL_UART_IRQHandler+0xf8>
 8007a84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007a88:	f003 0301 	and.w	r3, r3, #1
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00b      	beq.n	8007aa8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	2202      	movs	r2, #2
 8007a96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a9e:	f043 0204 	orr.w	r2, r3, #4
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aac:	f003 0304 	and.w	r3, r3, #4
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d011      	beq.n	8007ad8 <HAL_UART_IRQHandler+0x128>
 8007ab4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007ab8:	f003 0301 	and.w	r3, r3, #1
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d00b      	beq.n	8007ad8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2204      	movs	r2, #4
 8007ac6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ace:	f043 0202 	orr.w	r2, r3, #2
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007adc:	f003 0308 	and.w	r3, r3, #8
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d017      	beq.n	8007b14 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ae8:	f003 0320 	and.w	r3, r3, #32
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d105      	bne.n	8007afc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007af0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8007af4:	4b5a      	ldr	r3, [pc, #360]	; (8007c60 <HAL_UART_IRQHandler+0x2b0>)
 8007af6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d00b      	beq.n	8007b14 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2208      	movs	r2, #8
 8007b02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b0a:	f043 0208 	orr.w	r2, r3, #8
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d012      	beq.n	8007b46 <HAL_UART_IRQHandler+0x196>
 8007b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b24:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d00c      	beq.n	8007b46 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b3c:	f043 0220 	orr.w	r2, r3, #32
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f000 823c 	beq.w	8007fca <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b56:	f003 0320 	and.w	r3, r3, #32
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d013      	beq.n	8007b86 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007b5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007b62:	f003 0320 	and.w	r3, r3, #32
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d105      	bne.n	8007b76 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007b6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d007      	beq.n	8007b86 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d003      	beq.n	8007b86 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b8c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b9a:	2b40      	cmp	r3, #64	; 0x40
 8007b9c:	d005      	beq.n	8007baa <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007b9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007ba2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d04f      	beq.n	8007c4a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f001 f814 	bl	8008bd8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	689b      	ldr	r3, [r3, #8]
 8007bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bba:	2b40      	cmp	r3, #64	; 0x40
 8007bbc:	d141      	bne.n	8007c42 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	3308      	adds	r3, #8
 8007bc4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007bcc:	e853 3f00 	ldrex	r3, [r3]
 8007bd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007bd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007bd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bdc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	3308      	adds	r3, #8
 8007be6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007bea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007bee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007bf6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007bfa:	e841 2300 	strex	r3, r2, [r1]
 8007bfe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007c02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1d9      	bne.n	8007bbe <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d013      	beq.n	8007c3a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c16:	4a14      	ldr	r2, [pc, #80]	; (8007c68 <HAL_UART_IRQHandler+0x2b8>)
 8007c18:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7fc fc24 	bl	800446c <HAL_DMA_Abort_IT>
 8007c24:	4603      	mov	r3, r0
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d017      	beq.n	8007c5a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c30:	687a      	ldr	r2, [r7, #4]
 8007c32:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8007c34:	4610      	mov	r0, r2
 8007c36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c38:	e00f      	b.n	8007c5a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 f9da 	bl	8007ff4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c40:	e00b      	b.n	8007c5a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f000 f9d6 	bl	8007ff4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c48:	e007      	b.n	8007c5a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f9d2 	bl	8007ff4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007c58:	e1b7      	b.n	8007fca <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c5a:	bf00      	nop
    return;
 8007c5c:	e1b5      	b.n	8007fca <HAL_UART_IRQHandler+0x61a>
 8007c5e:	bf00      	nop
 8007c60:	10000001 	.word	0x10000001
 8007c64:	04000120 	.word	0x04000120
 8007c68:	08008ca5 	.word	0x08008ca5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	f040 814a 	bne.w	8007f0a <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c7a:	f003 0310 	and.w	r3, r3, #16
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f000 8143 	beq.w	8007f0a <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c88:	f003 0310 	and.w	r3, r3, #16
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f000 813c 	beq.w	8007f0a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2210      	movs	r2, #16
 8007c98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ca4:	2b40      	cmp	r3, #64	; 0x40
 8007ca6:	f040 80b5 	bne.w	8007e14 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	685b      	ldr	r3, [r3, #4]
 8007cb2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007cb6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f000 8187 	beq.w	8007fce <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007cc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007cca:	429a      	cmp	r2, r3
 8007ccc:	f080 817f 	bcs.w	8007fce <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007cd6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0320 	and.w	r3, r3, #32
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f040 8086 	bne.w	8007df8 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007cf8:	e853 3f00 	ldrex	r3, [r3]
 8007cfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007d00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007d04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	461a      	mov	r2, r3
 8007d12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007d16:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007d1a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007d22:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007d26:	e841 2300 	strex	r3, r2, [r1]
 8007d2a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007d2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d1da      	bne.n	8007cec <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	3308      	adds	r3, #8
 8007d3c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d40:	e853 3f00 	ldrex	r3, [r3]
 8007d44:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007d46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d48:	f023 0301 	bic.w	r3, r3, #1
 8007d4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	3308      	adds	r3, #8
 8007d56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007d5a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007d5e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d60:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007d62:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007d66:	e841 2300 	strex	r3, r2, [r1]
 8007d6a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007d6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1e1      	bne.n	8007d36 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	3308      	adds	r3, #8
 8007d78:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d7c:	e853 3f00 	ldrex	r3, [r3]
 8007d80:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007d82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	3308      	adds	r3, #8
 8007d92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007d96:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007d98:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007d9c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007d9e:	e841 2300 	strex	r3, r2, [r1]
 8007da2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007da4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1e3      	bne.n	8007d72 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2220      	movs	r2, #32
 8007dae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007dc0:	e853 3f00 	ldrex	r3, [r3]
 8007dc4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007dc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dc8:	f023 0310 	bic.w	r3, r3, #16
 8007dcc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007dda:	65bb      	str	r3, [r7, #88]	; 0x58
 8007ddc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dde:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007de0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007de2:	e841 2300 	strex	r3, r2, [r1]
 8007de6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d1e4      	bne.n	8007db8 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7fc fae1 	bl	80043ba <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	1ad3      	subs	r3, r2, r3
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 f8fb 	bl	8008008 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007e12:	e0dc      	b.n	8007fce <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	1ad3      	subs	r3, r2, r3
 8007e24:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	f000 80ce 	beq.w	8007fd2 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8007e36:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	f000 80c9 	beq.w	8007fd2 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e48:	e853 3f00 	ldrex	r3, [r3]
 8007e4c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007e62:	647b      	str	r3, [r7, #68]	; 0x44
 8007e64:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007e68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1e4      	bne.n	8007e40 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	3308      	adds	r3, #8
 8007e7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e80:	e853 3f00 	ldrex	r3, [r3]
 8007e84:	623b      	str	r3, [r7, #32]
   return(result);
 8007e86:	6a3b      	ldr	r3, [r7, #32]
 8007e88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e8c:	f023 0301 	bic.w	r3, r3, #1
 8007e90:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	3308      	adds	r3, #8
 8007e9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007e9e:	633a      	str	r2, [r7, #48]	; 0x30
 8007ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ea6:	e841 2300 	strex	r3, r2, [r1]
 8007eaa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1e1      	bne.n	8007e76 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2220      	movs	r2, #32
 8007eb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	e853 3f00 	ldrex	r3, [r3]
 8007ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f023 0310 	bic.w	r3, r3, #16
 8007eda:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007ee8:	61fb      	str	r3, [r7, #28]
 8007eea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eec:	69b9      	ldr	r1, [r7, #24]
 8007eee:	69fa      	ldr	r2, [r7, #28]
 8007ef0:	e841 2300 	strex	r3, r2, [r1]
 8007ef4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1e4      	bne.n	8007ec6 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007efc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007f00:	4619      	mov	r1, r3
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 f880 	bl	8008008 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007f08:	e063      	b.n	8007fd2 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00e      	beq.n	8007f34 <HAL_UART_IRQHandler+0x584>
 8007f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d008      	beq.n	8007f34 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007f2a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f001 fb57 	bl	80095e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007f32:	e051      	b.n	8007fd8 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007f34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d014      	beq.n	8007f6a <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d105      	bne.n	8007f58 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007f4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f50:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d008      	beq.n	8007f6a <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d03a      	beq.n	8007fd6 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	4798      	blx	r3
    }
    return;
 8007f68:	e035      	b.n	8007fd6 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d009      	beq.n	8007f8a <HAL_UART_IRQHandler+0x5da>
 8007f76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d003      	beq.n	8007f8a <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 fea4 	bl	8008cd0 <UART_EndTransmit_IT>
    return;
 8007f88:	e026      	b.n	8007fd8 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d009      	beq.n	8007faa <HAL_UART_IRQHandler+0x5fa>
 8007f96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f9a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d003      	beq.n	8007faa <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f001 fb30 	bl	8009608 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007fa8:	e016      	b.n	8007fd8 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d010      	beq.n	8007fd8 <HAL_UART_IRQHandler+0x628>
 8007fb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	da0c      	bge.n	8007fd8 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f001 fb18 	bl	80095f4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007fc4:	e008      	b.n	8007fd8 <HAL_UART_IRQHandler+0x628>
      return;
 8007fc6:	bf00      	nop
 8007fc8:	e006      	b.n	8007fd8 <HAL_UART_IRQHandler+0x628>
    return;
 8007fca:	bf00      	nop
 8007fcc:	e004      	b.n	8007fd8 <HAL_UART_IRQHandler+0x628>
      return;
 8007fce:	bf00      	nop
 8007fd0:	e002      	b.n	8007fd8 <HAL_UART_IRQHandler+0x628>
      return;
 8007fd2:	bf00      	nop
 8007fd4:	e000      	b.n	8007fd8 <HAL_UART_IRQHandler+0x628>
    return;
 8007fd6:	bf00      	nop
  }
}
 8007fd8:	37e8      	adds	r7, #232	; 0xe8
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop

08007fe0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007ffc:	bf00      	nop
 8007ffe:	370c      	adds	r7, #12
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008008:	b480      	push	{r7}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	460b      	mov	r3, r1
 8008012:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008020:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008024:	b08c      	sub	sp, #48	; 0x30
 8008026:	af00      	add	r7, sp, #0
 8008028:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800802a:	2300      	movs	r3, #0
 800802c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008030:	697b      	ldr	r3, [r7, #20]
 8008032:	689a      	ldr	r2, [r3, #8]
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	691b      	ldr	r3, [r3, #16]
 8008038:	431a      	orrs	r2, r3
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	695b      	ldr	r3, [r3, #20]
 800803e:	431a      	orrs	r2, r3
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	69db      	ldr	r3, [r3, #28]
 8008044:	4313      	orrs	r3, r2
 8008046:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	4baa      	ldr	r3, [pc, #680]	; (80082f8 <UART_SetConfig+0x2d8>)
 8008050:	4013      	ands	r3, r2
 8008052:	697a      	ldr	r2, [r7, #20]
 8008054:	6812      	ldr	r2, [r2, #0]
 8008056:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008058:	430b      	orrs	r3, r1
 800805a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	68da      	ldr	r2, [r3, #12]
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	430a      	orrs	r2, r1
 8008070:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	699b      	ldr	r3, [r3, #24]
 8008076:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a9f      	ldr	r2, [pc, #636]	; (80082fc <UART_SetConfig+0x2dc>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d004      	beq.n	800808c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	6a1b      	ldr	r3, [r3, #32]
 8008086:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008088:	4313      	orrs	r3, r2
 800808a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008096:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800809a:	697a      	ldr	r2, [r7, #20]
 800809c:	6812      	ldr	r2, [r2, #0]
 800809e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80080a0:	430b      	orrs	r3, r1
 80080a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080aa:	f023 010f 	bic.w	r1, r3, #15
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	430a      	orrs	r2, r1
 80080b8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a90      	ldr	r2, [pc, #576]	; (8008300 <UART_SetConfig+0x2e0>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d125      	bne.n	8008110 <UART_SetConfig+0xf0>
 80080c4:	4b8f      	ldr	r3, [pc, #572]	; (8008304 <UART_SetConfig+0x2e4>)
 80080c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ca:	f003 0303 	and.w	r3, r3, #3
 80080ce:	2b03      	cmp	r3, #3
 80080d0:	d81a      	bhi.n	8008108 <UART_SetConfig+0xe8>
 80080d2:	a201      	add	r2, pc, #4	; (adr r2, 80080d8 <UART_SetConfig+0xb8>)
 80080d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080d8:	080080e9 	.word	0x080080e9
 80080dc:	080080f9 	.word	0x080080f9
 80080e0:	080080f1 	.word	0x080080f1
 80080e4:	08008101 	.word	0x08008101
 80080e8:	2301      	movs	r3, #1
 80080ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80080ee:	e116      	b.n	800831e <UART_SetConfig+0x2fe>
 80080f0:	2302      	movs	r3, #2
 80080f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80080f6:	e112      	b.n	800831e <UART_SetConfig+0x2fe>
 80080f8:	2304      	movs	r3, #4
 80080fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80080fe:	e10e      	b.n	800831e <UART_SetConfig+0x2fe>
 8008100:	2308      	movs	r3, #8
 8008102:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008106:	e10a      	b.n	800831e <UART_SetConfig+0x2fe>
 8008108:	2310      	movs	r3, #16
 800810a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800810e:	e106      	b.n	800831e <UART_SetConfig+0x2fe>
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4a7c      	ldr	r2, [pc, #496]	; (8008308 <UART_SetConfig+0x2e8>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d138      	bne.n	800818c <UART_SetConfig+0x16c>
 800811a:	4b7a      	ldr	r3, [pc, #488]	; (8008304 <UART_SetConfig+0x2e4>)
 800811c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008120:	f003 030c 	and.w	r3, r3, #12
 8008124:	2b0c      	cmp	r3, #12
 8008126:	d82d      	bhi.n	8008184 <UART_SetConfig+0x164>
 8008128:	a201      	add	r2, pc, #4	; (adr r2, 8008130 <UART_SetConfig+0x110>)
 800812a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800812e:	bf00      	nop
 8008130:	08008165 	.word	0x08008165
 8008134:	08008185 	.word	0x08008185
 8008138:	08008185 	.word	0x08008185
 800813c:	08008185 	.word	0x08008185
 8008140:	08008175 	.word	0x08008175
 8008144:	08008185 	.word	0x08008185
 8008148:	08008185 	.word	0x08008185
 800814c:	08008185 	.word	0x08008185
 8008150:	0800816d 	.word	0x0800816d
 8008154:	08008185 	.word	0x08008185
 8008158:	08008185 	.word	0x08008185
 800815c:	08008185 	.word	0x08008185
 8008160:	0800817d 	.word	0x0800817d
 8008164:	2300      	movs	r3, #0
 8008166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800816a:	e0d8      	b.n	800831e <UART_SetConfig+0x2fe>
 800816c:	2302      	movs	r3, #2
 800816e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008172:	e0d4      	b.n	800831e <UART_SetConfig+0x2fe>
 8008174:	2304      	movs	r3, #4
 8008176:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800817a:	e0d0      	b.n	800831e <UART_SetConfig+0x2fe>
 800817c:	2308      	movs	r3, #8
 800817e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008182:	e0cc      	b.n	800831e <UART_SetConfig+0x2fe>
 8008184:	2310      	movs	r3, #16
 8008186:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800818a:	e0c8      	b.n	800831e <UART_SetConfig+0x2fe>
 800818c:	697b      	ldr	r3, [r7, #20]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a5e      	ldr	r2, [pc, #376]	; (800830c <UART_SetConfig+0x2ec>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d125      	bne.n	80081e2 <UART_SetConfig+0x1c2>
 8008196:	4b5b      	ldr	r3, [pc, #364]	; (8008304 <UART_SetConfig+0x2e4>)
 8008198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800819c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80081a0:	2b30      	cmp	r3, #48	; 0x30
 80081a2:	d016      	beq.n	80081d2 <UART_SetConfig+0x1b2>
 80081a4:	2b30      	cmp	r3, #48	; 0x30
 80081a6:	d818      	bhi.n	80081da <UART_SetConfig+0x1ba>
 80081a8:	2b20      	cmp	r3, #32
 80081aa:	d00a      	beq.n	80081c2 <UART_SetConfig+0x1a2>
 80081ac:	2b20      	cmp	r3, #32
 80081ae:	d814      	bhi.n	80081da <UART_SetConfig+0x1ba>
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d002      	beq.n	80081ba <UART_SetConfig+0x19a>
 80081b4:	2b10      	cmp	r3, #16
 80081b6:	d008      	beq.n	80081ca <UART_SetConfig+0x1aa>
 80081b8:	e00f      	b.n	80081da <UART_SetConfig+0x1ba>
 80081ba:	2300      	movs	r3, #0
 80081bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80081c0:	e0ad      	b.n	800831e <UART_SetConfig+0x2fe>
 80081c2:	2302      	movs	r3, #2
 80081c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80081c8:	e0a9      	b.n	800831e <UART_SetConfig+0x2fe>
 80081ca:	2304      	movs	r3, #4
 80081cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80081d0:	e0a5      	b.n	800831e <UART_SetConfig+0x2fe>
 80081d2:	2308      	movs	r3, #8
 80081d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80081d8:	e0a1      	b.n	800831e <UART_SetConfig+0x2fe>
 80081da:	2310      	movs	r3, #16
 80081dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80081e0:	e09d      	b.n	800831e <UART_SetConfig+0x2fe>
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a4a      	ldr	r2, [pc, #296]	; (8008310 <UART_SetConfig+0x2f0>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d125      	bne.n	8008238 <UART_SetConfig+0x218>
 80081ec:	4b45      	ldr	r3, [pc, #276]	; (8008304 <UART_SetConfig+0x2e4>)
 80081ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081f2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80081f6:	2bc0      	cmp	r3, #192	; 0xc0
 80081f8:	d016      	beq.n	8008228 <UART_SetConfig+0x208>
 80081fa:	2bc0      	cmp	r3, #192	; 0xc0
 80081fc:	d818      	bhi.n	8008230 <UART_SetConfig+0x210>
 80081fe:	2b80      	cmp	r3, #128	; 0x80
 8008200:	d00a      	beq.n	8008218 <UART_SetConfig+0x1f8>
 8008202:	2b80      	cmp	r3, #128	; 0x80
 8008204:	d814      	bhi.n	8008230 <UART_SetConfig+0x210>
 8008206:	2b00      	cmp	r3, #0
 8008208:	d002      	beq.n	8008210 <UART_SetConfig+0x1f0>
 800820a:	2b40      	cmp	r3, #64	; 0x40
 800820c:	d008      	beq.n	8008220 <UART_SetConfig+0x200>
 800820e:	e00f      	b.n	8008230 <UART_SetConfig+0x210>
 8008210:	2300      	movs	r3, #0
 8008212:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008216:	e082      	b.n	800831e <UART_SetConfig+0x2fe>
 8008218:	2302      	movs	r3, #2
 800821a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800821e:	e07e      	b.n	800831e <UART_SetConfig+0x2fe>
 8008220:	2304      	movs	r3, #4
 8008222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008226:	e07a      	b.n	800831e <UART_SetConfig+0x2fe>
 8008228:	2308      	movs	r3, #8
 800822a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800822e:	e076      	b.n	800831e <UART_SetConfig+0x2fe>
 8008230:	2310      	movs	r3, #16
 8008232:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008236:	e072      	b.n	800831e <UART_SetConfig+0x2fe>
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a35      	ldr	r2, [pc, #212]	; (8008314 <UART_SetConfig+0x2f4>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d12a      	bne.n	8008298 <UART_SetConfig+0x278>
 8008242:	4b30      	ldr	r3, [pc, #192]	; (8008304 <UART_SetConfig+0x2e4>)
 8008244:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008248:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800824c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008250:	d01a      	beq.n	8008288 <UART_SetConfig+0x268>
 8008252:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008256:	d81b      	bhi.n	8008290 <UART_SetConfig+0x270>
 8008258:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800825c:	d00c      	beq.n	8008278 <UART_SetConfig+0x258>
 800825e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008262:	d815      	bhi.n	8008290 <UART_SetConfig+0x270>
 8008264:	2b00      	cmp	r3, #0
 8008266:	d003      	beq.n	8008270 <UART_SetConfig+0x250>
 8008268:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800826c:	d008      	beq.n	8008280 <UART_SetConfig+0x260>
 800826e:	e00f      	b.n	8008290 <UART_SetConfig+0x270>
 8008270:	2300      	movs	r3, #0
 8008272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008276:	e052      	b.n	800831e <UART_SetConfig+0x2fe>
 8008278:	2302      	movs	r3, #2
 800827a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800827e:	e04e      	b.n	800831e <UART_SetConfig+0x2fe>
 8008280:	2304      	movs	r3, #4
 8008282:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008286:	e04a      	b.n	800831e <UART_SetConfig+0x2fe>
 8008288:	2308      	movs	r3, #8
 800828a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800828e:	e046      	b.n	800831e <UART_SetConfig+0x2fe>
 8008290:	2310      	movs	r3, #16
 8008292:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008296:	e042      	b.n	800831e <UART_SetConfig+0x2fe>
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a17      	ldr	r2, [pc, #92]	; (80082fc <UART_SetConfig+0x2dc>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d13a      	bne.n	8008318 <UART_SetConfig+0x2f8>
 80082a2:	4b18      	ldr	r3, [pc, #96]	; (8008304 <UART_SetConfig+0x2e4>)
 80082a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80082ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80082b0:	d01a      	beq.n	80082e8 <UART_SetConfig+0x2c8>
 80082b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80082b6:	d81b      	bhi.n	80082f0 <UART_SetConfig+0x2d0>
 80082b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082bc:	d00c      	beq.n	80082d8 <UART_SetConfig+0x2b8>
 80082be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082c2:	d815      	bhi.n	80082f0 <UART_SetConfig+0x2d0>
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d003      	beq.n	80082d0 <UART_SetConfig+0x2b0>
 80082c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082cc:	d008      	beq.n	80082e0 <UART_SetConfig+0x2c0>
 80082ce:	e00f      	b.n	80082f0 <UART_SetConfig+0x2d0>
 80082d0:	2300      	movs	r3, #0
 80082d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80082d6:	e022      	b.n	800831e <UART_SetConfig+0x2fe>
 80082d8:	2302      	movs	r3, #2
 80082da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80082de:	e01e      	b.n	800831e <UART_SetConfig+0x2fe>
 80082e0:	2304      	movs	r3, #4
 80082e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80082e6:	e01a      	b.n	800831e <UART_SetConfig+0x2fe>
 80082e8:	2308      	movs	r3, #8
 80082ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80082ee:	e016      	b.n	800831e <UART_SetConfig+0x2fe>
 80082f0:	2310      	movs	r3, #16
 80082f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80082f6:	e012      	b.n	800831e <UART_SetConfig+0x2fe>
 80082f8:	cfff69f3 	.word	0xcfff69f3
 80082fc:	40008000 	.word	0x40008000
 8008300:	40013800 	.word	0x40013800
 8008304:	40021000 	.word	0x40021000
 8008308:	40004400 	.word	0x40004400
 800830c:	40004800 	.word	0x40004800
 8008310:	40004c00 	.word	0x40004c00
 8008314:	40005000 	.word	0x40005000
 8008318:	2310      	movs	r3, #16
 800831a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4aae      	ldr	r2, [pc, #696]	; (80085dc <UART_SetConfig+0x5bc>)
 8008324:	4293      	cmp	r3, r2
 8008326:	f040 8097 	bne.w	8008458 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800832a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800832e:	2b08      	cmp	r3, #8
 8008330:	d823      	bhi.n	800837a <UART_SetConfig+0x35a>
 8008332:	a201      	add	r2, pc, #4	; (adr r2, 8008338 <UART_SetConfig+0x318>)
 8008334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008338:	0800835d 	.word	0x0800835d
 800833c:	0800837b 	.word	0x0800837b
 8008340:	08008365 	.word	0x08008365
 8008344:	0800837b 	.word	0x0800837b
 8008348:	0800836b 	.word	0x0800836b
 800834c:	0800837b 	.word	0x0800837b
 8008350:	0800837b 	.word	0x0800837b
 8008354:	0800837b 	.word	0x0800837b
 8008358:	08008373 	.word	0x08008373
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800835c:	f7fd f970 	bl	8005640 <HAL_RCC_GetPCLK1Freq>
 8008360:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008362:	e010      	b.n	8008386 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008364:	4b9e      	ldr	r3, [pc, #632]	; (80085e0 <UART_SetConfig+0x5c0>)
 8008366:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008368:	e00d      	b.n	8008386 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800836a:	f7fd f8fb 	bl	8005564 <HAL_RCC_GetSysClockFreq>
 800836e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008370:	e009      	b.n	8008386 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008372:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008376:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008378:	e005      	b.n	8008386 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800837a:	2300      	movs	r3, #0
 800837c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008384:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008388:	2b00      	cmp	r3, #0
 800838a:	f000 8130 	beq.w	80085ee <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008392:	4a94      	ldr	r2, [pc, #592]	; (80085e4 <UART_SetConfig+0x5c4>)
 8008394:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008398:	461a      	mov	r2, r3
 800839a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839c:	fbb3 f3f2 	udiv	r3, r3, r2
 80083a0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	685a      	ldr	r2, [r3, #4]
 80083a6:	4613      	mov	r3, r2
 80083a8:	005b      	lsls	r3, r3, #1
 80083aa:	4413      	add	r3, r2
 80083ac:	69ba      	ldr	r2, [r7, #24]
 80083ae:	429a      	cmp	r2, r3
 80083b0:	d305      	bcc.n	80083be <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80083b8:	69ba      	ldr	r2, [r7, #24]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d903      	bls.n	80083c6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80083c4:	e113      	b.n	80085ee <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c8:	2200      	movs	r2, #0
 80083ca:	60bb      	str	r3, [r7, #8]
 80083cc:	60fa      	str	r2, [r7, #12]
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083d2:	4a84      	ldr	r2, [pc, #528]	; (80085e4 <UART_SetConfig+0x5c4>)
 80083d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80083d8:	b29b      	uxth	r3, r3
 80083da:	2200      	movs	r2, #0
 80083dc:	603b      	str	r3, [r7, #0]
 80083de:	607a      	str	r2, [r7, #4]
 80083e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80083e8:	f7f8 fc16 	bl	8000c18 <__aeabi_uldivmod>
 80083ec:	4602      	mov	r2, r0
 80083ee:	460b      	mov	r3, r1
 80083f0:	4610      	mov	r0, r2
 80083f2:	4619      	mov	r1, r3
 80083f4:	f04f 0200 	mov.w	r2, #0
 80083f8:	f04f 0300 	mov.w	r3, #0
 80083fc:	020b      	lsls	r3, r1, #8
 80083fe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008402:	0202      	lsls	r2, r0, #8
 8008404:	6979      	ldr	r1, [r7, #20]
 8008406:	6849      	ldr	r1, [r1, #4]
 8008408:	0849      	lsrs	r1, r1, #1
 800840a:	2000      	movs	r0, #0
 800840c:	460c      	mov	r4, r1
 800840e:	4605      	mov	r5, r0
 8008410:	eb12 0804 	adds.w	r8, r2, r4
 8008414:	eb43 0905 	adc.w	r9, r3, r5
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	469a      	mov	sl, r3
 8008420:	4693      	mov	fp, r2
 8008422:	4652      	mov	r2, sl
 8008424:	465b      	mov	r3, fp
 8008426:	4640      	mov	r0, r8
 8008428:	4649      	mov	r1, r9
 800842a:	f7f8 fbf5 	bl	8000c18 <__aeabi_uldivmod>
 800842e:	4602      	mov	r2, r0
 8008430:	460b      	mov	r3, r1
 8008432:	4613      	mov	r3, r2
 8008434:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008436:	6a3b      	ldr	r3, [r7, #32]
 8008438:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800843c:	d308      	bcc.n	8008450 <UART_SetConfig+0x430>
 800843e:	6a3b      	ldr	r3, [r7, #32]
 8008440:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008444:	d204      	bcs.n	8008450 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	6a3a      	ldr	r2, [r7, #32]
 800844c:	60da      	str	r2, [r3, #12]
 800844e:	e0ce      	b.n	80085ee <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008456:	e0ca      	b.n	80085ee <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	69db      	ldr	r3, [r3, #28]
 800845c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008460:	d166      	bne.n	8008530 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008462:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008466:	2b08      	cmp	r3, #8
 8008468:	d827      	bhi.n	80084ba <UART_SetConfig+0x49a>
 800846a:	a201      	add	r2, pc, #4	; (adr r2, 8008470 <UART_SetConfig+0x450>)
 800846c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008470:	08008495 	.word	0x08008495
 8008474:	0800849d 	.word	0x0800849d
 8008478:	080084a5 	.word	0x080084a5
 800847c:	080084bb 	.word	0x080084bb
 8008480:	080084ab 	.word	0x080084ab
 8008484:	080084bb 	.word	0x080084bb
 8008488:	080084bb 	.word	0x080084bb
 800848c:	080084bb 	.word	0x080084bb
 8008490:	080084b3 	.word	0x080084b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008494:	f7fd f8d4 	bl	8005640 <HAL_RCC_GetPCLK1Freq>
 8008498:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800849a:	e014      	b.n	80084c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800849c:	f7fd f8e6 	bl	800566c <HAL_RCC_GetPCLK2Freq>
 80084a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80084a2:	e010      	b.n	80084c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084a4:	4b4e      	ldr	r3, [pc, #312]	; (80085e0 <UART_SetConfig+0x5c0>)
 80084a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80084a8:	e00d      	b.n	80084c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084aa:	f7fd f85b 	bl	8005564 <HAL_RCC_GetSysClockFreq>
 80084ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80084b0:	e009      	b.n	80084c6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80084b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80084b8:	e005      	b.n	80084c6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80084ba:	2300      	movs	r3, #0
 80084bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80084be:	2301      	movs	r3, #1
 80084c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80084c4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80084c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f000 8090 	beq.w	80085ee <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084d2:	4a44      	ldr	r2, [pc, #272]	; (80085e4 <UART_SetConfig+0x5c4>)
 80084d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084d8:	461a      	mov	r2, r3
 80084da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80084e0:	005a      	lsls	r2, r3, #1
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	085b      	lsrs	r3, r3, #1
 80084e8:	441a      	add	r2, r3
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80084f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80084f4:	6a3b      	ldr	r3, [r7, #32]
 80084f6:	2b0f      	cmp	r3, #15
 80084f8:	d916      	bls.n	8008528 <UART_SetConfig+0x508>
 80084fa:	6a3b      	ldr	r3, [r7, #32]
 80084fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008500:	d212      	bcs.n	8008528 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008502:	6a3b      	ldr	r3, [r7, #32]
 8008504:	b29b      	uxth	r3, r3
 8008506:	f023 030f 	bic.w	r3, r3, #15
 800850a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800850c:	6a3b      	ldr	r3, [r7, #32]
 800850e:	085b      	lsrs	r3, r3, #1
 8008510:	b29b      	uxth	r3, r3
 8008512:	f003 0307 	and.w	r3, r3, #7
 8008516:	b29a      	uxth	r2, r3
 8008518:	8bfb      	ldrh	r3, [r7, #30]
 800851a:	4313      	orrs	r3, r2
 800851c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	8bfa      	ldrh	r2, [r7, #30]
 8008524:	60da      	str	r2, [r3, #12]
 8008526:	e062      	b.n	80085ee <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008528:	2301      	movs	r3, #1
 800852a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800852e:	e05e      	b.n	80085ee <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008530:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008534:	2b08      	cmp	r3, #8
 8008536:	d828      	bhi.n	800858a <UART_SetConfig+0x56a>
 8008538:	a201      	add	r2, pc, #4	; (adr r2, 8008540 <UART_SetConfig+0x520>)
 800853a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800853e:	bf00      	nop
 8008540:	08008565 	.word	0x08008565
 8008544:	0800856d 	.word	0x0800856d
 8008548:	08008575 	.word	0x08008575
 800854c:	0800858b 	.word	0x0800858b
 8008550:	0800857b 	.word	0x0800857b
 8008554:	0800858b 	.word	0x0800858b
 8008558:	0800858b 	.word	0x0800858b
 800855c:	0800858b 	.word	0x0800858b
 8008560:	08008583 	.word	0x08008583
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008564:	f7fd f86c 	bl	8005640 <HAL_RCC_GetPCLK1Freq>
 8008568:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800856a:	e014      	b.n	8008596 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800856c:	f7fd f87e 	bl	800566c <HAL_RCC_GetPCLK2Freq>
 8008570:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008572:	e010      	b.n	8008596 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008574:	4b1a      	ldr	r3, [pc, #104]	; (80085e0 <UART_SetConfig+0x5c0>)
 8008576:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008578:	e00d      	b.n	8008596 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800857a:	f7fc fff3 	bl	8005564 <HAL_RCC_GetSysClockFreq>
 800857e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008580:	e009      	b.n	8008596 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008582:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008586:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008588:	e005      	b.n	8008596 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800858a:	2300      	movs	r3, #0
 800858c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800858e:	2301      	movs	r3, #1
 8008590:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008594:	bf00      	nop
    }

    if (pclk != 0U)
 8008596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008598:	2b00      	cmp	r3, #0
 800859a:	d028      	beq.n	80085ee <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a0:	4a10      	ldr	r2, [pc, #64]	; (80085e4 <UART_SetConfig+0x5c4>)
 80085a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80085a6:	461a      	mov	r2, r3
 80085a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085aa:	fbb3 f2f2 	udiv	r2, r3, r2
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	685b      	ldr	r3, [r3, #4]
 80085b2:	085b      	lsrs	r3, r3, #1
 80085b4:	441a      	add	r2, r3
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80085be:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085c0:	6a3b      	ldr	r3, [r7, #32]
 80085c2:	2b0f      	cmp	r3, #15
 80085c4:	d910      	bls.n	80085e8 <UART_SetConfig+0x5c8>
 80085c6:	6a3b      	ldr	r3, [r7, #32]
 80085c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085cc:	d20c      	bcs.n	80085e8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80085ce:	6a3b      	ldr	r3, [r7, #32]
 80085d0:	b29a      	uxth	r2, r3
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	60da      	str	r2, [r3, #12]
 80085d8:	e009      	b.n	80085ee <UART_SetConfig+0x5ce>
 80085da:	bf00      	nop
 80085dc:	40008000 	.word	0x40008000
 80085e0:	00f42400 	.word	0x00f42400
 80085e4:	0800c7b4 	.word	0x0800c7b4
      }
      else
      {
        ret = HAL_ERROR;
 80085e8:	2301      	movs	r3, #1
 80085ea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	2201      	movs	r2, #1
 80085f2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	2201      	movs	r2, #1
 80085fa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	2200      	movs	r2, #0
 8008602:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	2200      	movs	r2, #0
 8008608:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800860a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800860e:	4618      	mov	r0, r3
 8008610:	3730      	adds	r7, #48	; 0x30
 8008612:	46bd      	mov	sp, r7
 8008614:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008618 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008624:	f003 0301 	and.w	r3, r3, #1
 8008628:	2b00      	cmp	r3, #0
 800862a:	d00a      	beq.n	8008642 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	430a      	orrs	r2, r1
 8008640:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008646:	f003 0302 	and.w	r3, r3, #2
 800864a:	2b00      	cmp	r3, #0
 800864c:	d00a      	beq.n	8008664 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	430a      	orrs	r2, r1
 8008662:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008668:	f003 0304 	and.w	r3, r3, #4
 800866c:	2b00      	cmp	r3, #0
 800866e:	d00a      	beq.n	8008686 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	430a      	orrs	r2, r1
 8008684:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800868a:	f003 0308 	and.w	r3, r3, #8
 800868e:	2b00      	cmp	r3, #0
 8008690:	d00a      	beq.n	80086a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	685b      	ldr	r3, [r3, #4]
 8008698:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	430a      	orrs	r2, r1
 80086a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ac:	f003 0310 	and.w	r3, r3, #16
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00a      	beq.n	80086ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	430a      	orrs	r2, r1
 80086c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ce:	f003 0320 	and.w	r3, r3, #32
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d00a      	beq.n	80086ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	430a      	orrs	r2, r1
 80086ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d01a      	beq.n	800872e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	430a      	orrs	r2, r1
 800870c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008712:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008716:	d10a      	bne.n	800872e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	685b      	ldr	r3, [r3, #4]
 800871e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	430a      	orrs	r2, r1
 800872c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008736:	2b00      	cmp	r3, #0
 8008738:	d00a      	beq.n	8008750 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	430a      	orrs	r2, r1
 800874e:	605a      	str	r2, [r3, #4]
  }
}
 8008750:	bf00      	nop
 8008752:	370c      	adds	r7, #12
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr

0800875c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b086      	sub	sp, #24
 8008760:	af02      	add	r7, sp, #8
 8008762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800876c:	f7f9 ffb0 	bl	80026d0 <HAL_GetTick>
 8008770:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0308 	and.w	r3, r3, #8
 800877c:	2b08      	cmp	r3, #8
 800877e:	d10e      	bne.n	800879e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008780:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008784:	9300      	str	r3, [sp, #0]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2200      	movs	r2, #0
 800878a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 f82f 	bl	80087f2 <UART_WaitOnFlagUntilTimeout>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d001      	beq.n	800879e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800879a:	2303      	movs	r3, #3
 800879c:	e025      	b.n	80087ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f003 0304 	and.w	r3, r3, #4
 80087a8:	2b04      	cmp	r3, #4
 80087aa:	d10e      	bne.n	80087ca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80087b0:	9300      	str	r3, [sp, #0]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2200      	movs	r2, #0
 80087b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 f819 	bl	80087f2 <UART_WaitOnFlagUntilTimeout>
 80087c0:	4603      	mov	r3, r0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d001      	beq.n	80087ca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087c6:	2303      	movs	r3, #3
 80087c8:	e00f      	b.n	80087ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2220      	movs	r2, #32
 80087ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2220      	movs	r2, #32
 80087d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2200      	movs	r2, #0
 80087de:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2200      	movs	r2, #0
 80087e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3710      	adds	r7, #16
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}

080087f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80087f2:	b580      	push	{r7, lr}
 80087f4:	b09c      	sub	sp, #112	; 0x70
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	60f8      	str	r0, [r7, #12]
 80087fa:	60b9      	str	r1, [r7, #8]
 80087fc:	603b      	str	r3, [r7, #0]
 80087fe:	4613      	mov	r3, r2
 8008800:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008802:	e0a9      	b.n	8008958 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008804:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800880a:	f000 80a5 	beq.w	8008958 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800880e:	f7f9 ff5f 	bl	80026d0 <HAL_GetTick>
 8008812:	4602      	mov	r2, r0
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	1ad3      	subs	r3, r2, r3
 8008818:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800881a:	429a      	cmp	r2, r3
 800881c:	d302      	bcc.n	8008824 <UART_WaitOnFlagUntilTimeout+0x32>
 800881e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008820:	2b00      	cmp	r3, #0
 8008822:	d140      	bne.n	80088a6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800882c:	e853 3f00 	ldrex	r3, [r3]
 8008830:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008832:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008834:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008838:	667b      	str	r3, [r7, #100]	; 0x64
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	461a      	mov	r2, r3
 8008840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008842:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008844:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008846:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008848:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800884a:	e841 2300 	strex	r3, r2, [r1]
 800884e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008850:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008852:	2b00      	cmp	r3, #0
 8008854:	d1e6      	bne.n	8008824 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	3308      	adds	r3, #8
 800885c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800885e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008860:	e853 3f00 	ldrex	r3, [r3]
 8008864:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008868:	f023 0301 	bic.w	r3, r3, #1
 800886c:	663b      	str	r3, [r7, #96]	; 0x60
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	3308      	adds	r3, #8
 8008874:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008876:	64ba      	str	r2, [r7, #72]	; 0x48
 8008878:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800887c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800887e:	e841 2300 	strex	r3, r2, [r1]
 8008882:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008884:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008886:	2b00      	cmp	r3, #0
 8008888:	d1e5      	bne.n	8008856 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2220      	movs	r2, #32
 800888e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2220      	movs	r2, #32
 8008896:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2200      	movs	r2, #0
 800889e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80088a2:	2303      	movs	r3, #3
 80088a4:	e069      	b.n	800897a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f003 0304 	and.w	r3, r3, #4
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d051      	beq.n	8008958 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	69db      	ldr	r3, [r3, #28]
 80088ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80088be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088c2:	d149      	bne.n	8008958 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80088cc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088d6:	e853 3f00 	ldrex	r3, [r3]
 80088da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80088e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	461a      	mov	r2, r3
 80088ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088ec:	637b      	str	r3, [r7, #52]	; 0x34
 80088ee:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80088f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088f4:	e841 2300 	strex	r3, r2, [r1]
 80088f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80088fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d1e6      	bne.n	80088ce <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	3308      	adds	r3, #8
 8008906:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	e853 3f00 	ldrex	r3, [r3]
 800890e:	613b      	str	r3, [r7, #16]
   return(result);
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	f023 0301 	bic.w	r3, r3, #1
 8008916:	66bb      	str	r3, [r7, #104]	; 0x68
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	3308      	adds	r3, #8
 800891e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008920:	623a      	str	r2, [r7, #32]
 8008922:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008924:	69f9      	ldr	r1, [r7, #28]
 8008926:	6a3a      	ldr	r2, [r7, #32]
 8008928:	e841 2300 	strex	r3, r2, [r1]
 800892c:	61bb      	str	r3, [r7, #24]
   return(result);
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d1e5      	bne.n	8008900 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2220      	movs	r2, #32
 8008938:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2220      	movs	r2, #32
 8008940:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2220      	movs	r2, #32
 8008948:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2200      	movs	r2, #0
 8008950:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008954:	2303      	movs	r3, #3
 8008956:	e010      	b.n	800897a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	69da      	ldr	r2, [r3, #28]
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	4013      	ands	r3, r2
 8008962:	68ba      	ldr	r2, [r7, #8]
 8008964:	429a      	cmp	r2, r3
 8008966:	bf0c      	ite	eq
 8008968:	2301      	moveq	r3, #1
 800896a:	2300      	movne	r3, #0
 800896c:	b2db      	uxtb	r3, r3
 800896e:	461a      	mov	r2, r3
 8008970:	79fb      	ldrb	r3, [r7, #7]
 8008972:	429a      	cmp	r2, r3
 8008974:	f43f af46 	beq.w	8008804 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008978:	2300      	movs	r3, #0
}
 800897a:	4618      	mov	r0, r3
 800897c:	3770      	adds	r7, #112	; 0x70
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
	...

08008984 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008984:	b480      	push	{r7}
 8008986:	b0a3      	sub	sp, #140	; 0x8c
 8008988:	af00      	add	r7, sp, #0
 800898a:	60f8      	str	r0, [r7, #12]
 800898c:	60b9      	str	r1, [r7, #8]
 800898e:	4613      	mov	r3, r2
 8008990:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	68ba      	ldr	r2, [r7, #8]
 8008996:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	88fa      	ldrh	r2, [r7, #6]
 800899c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	88fa      	ldrh	r2, [r7, #6]
 80089a4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2200      	movs	r2, #0
 80089ac:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089b6:	d10e      	bne.n	80089d6 <UART_Start_Receive_IT+0x52>
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	691b      	ldr	r3, [r3, #16]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d105      	bne.n	80089cc <UART_Start_Receive_IT+0x48>
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80089c6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80089ca:	e02d      	b.n	8008a28 <UART_Start_Receive_IT+0xa4>
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	22ff      	movs	r2, #255	; 0xff
 80089d0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80089d4:	e028      	b.n	8008a28 <UART_Start_Receive_IT+0xa4>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	689b      	ldr	r3, [r3, #8]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d10d      	bne.n	80089fa <UART_Start_Receive_IT+0x76>
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d104      	bne.n	80089f0 <UART_Start_Receive_IT+0x6c>
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	22ff      	movs	r2, #255	; 0xff
 80089ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80089ee:	e01b      	b.n	8008a28 <UART_Start_Receive_IT+0xa4>
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	227f      	movs	r2, #127	; 0x7f
 80089f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80089f8:	e016      	b.n	8008a28 <UART_Start_Receive_IT+0xa4>
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a02:	d10d      	bne.n	8008a20 <UART_Start_Receive_IT+0x9c>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	691b      	ldr	r3, [r3, #16]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d104      	bne.n	8008a16 <UART_Start_Receive_IT+0x92>
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	227f      	movs	r2, #127	; 0x7f
 8008a10:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008a14:	e008      	b.n	8008a28 <UART_Start_Receive_IT+0xa4>
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	223f      	movs	r2, #63	; 0x3f
 8008a1a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008a1e:	e003      	b.n	8008a28 <UART_Start_Receive_IT+0xa4>
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2222      	movs	r2, #34	; 0x22
 8008a34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	3308      	adds	r3, #8
 8008a3e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008a42:	e853 3f00 	ldrex	r3, [r3]
 8008a46:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8008a48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008a4a:	f043 0301 	orr.w	r3, r3, #1
 8008a4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	3308      	adds	r3, #8
 8008a58:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008a5c:	673a      	str	r2, [r7, #112]	; 0x70
 8008a5e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a60:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8008a62:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8008a64:	e841 2300 	strex	r3, r2, [r1]
 8008a68:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8008a6a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d1e3      	bne.n	8008a38 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a74:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a78:	d153      	bne.n	8008b22 <UART_Start_Receive_IT+0x19e>
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008a80:	88fa      	ldrh	r2, [r7, #6]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d34d      	bcc.n	8008b22 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a8e:	d107      	bne.n	8008aa0 <UART_Start_Receive_IT+0x11c>
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	691b      	ldr	r3, [r3, #16]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d103      	bne.n	8008aa0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	4a4b      	ldr	r2, [pc, #300]	; (8008bc8 <UART_Start_Receive_IT+0x244>)
 8008a9c:	671a      	str	r2, [r3, #112]	; 0x70
 8008a9e:	e002      	b.n	8008aa6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	4a4a      	ldr	r2, [pc, #296]	; (8008bcc <UART_Start_Receive_IT+0x248>)
 8008aa4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	691b      	ldr	r3, [r3, #16]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d01a      	beq.n	8008aec <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008abc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008abe:	e853 3f00 	ldrex	r3, [r3]
 8008ac2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008ac4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008aca:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008ad8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ada:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008adc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008ade:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008ae0:	e841 2300 	strex	r3, r2, [r1]
 8008ae4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008ae6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1e4      	bne.n	8008ab6 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	3308      	adds	r3, #8
 8008af2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008af6:	e853 3f00 	ldrex	r3, [r3]
 8008afa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008afe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b02:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	3308      	adds	r3, #8
 8008b0a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008b0c:	64ba      	str	r2, [r7, #72]	; 0x48
 8008b0e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b10:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008b12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b14:	e841 2300 	strex	r3, r2, [r1]
 8008b18:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008b1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d1e5      	bne.n	8008aec <UART_Start_Receive_IT+0x168>
 8008b20:	e04a      	b.n	8008bb8 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b2a:	d107      	bne.n	8008b3c <UART_Start_Receive_IT+0x1b8>
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	691b      	ldr	r3, [r3, #16]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d103      	bne.n	8008b3c <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	4a26      	ldr	r2, [pc, #152]	; (8008bd0 <UART_Start_Receive_IT+0x24c>)
 8008b38:	671a      	str	r2, [r3, #112]	; 0x70
 8008b3a:	e002      	b.n	8008b42 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	4a25      	ldr	r2, [pc, #148]	; (8008bd4 <UART_Start_Receive_IT+0x250>)
 8008b40:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2200      	movs	r2, #0
 8008b46:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	691b      	ldr	r3, [r3, #16]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d019      	beq.n	8008b86 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b5a:	e853 3f00 	ldrex	r3, [r3]
 8008b5e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b62:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008b66:	677b      	str	r3, [r7, #116]	; 0x74
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	461a      	mov	r2, r3
 8008b6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b70:	637b      	str	r3, [r7, #52]	; 0x34
 8008b72:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b74:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008b76:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008b78:	e841 2300 	strex	r3, r2, [r1]
 8008b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d1e6      	bne.n	8008b52 <UART_Start_Receive_IT+0x1ce>
 8008b84:	e018      	b.n	8008bb8 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	e853 3f00 	ldrex	r3, [r3]
 8008b92:	613b      	str	r3, [r7, #16]
   return(result);
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	f043 0320 	orr.w	r3, r3, #32
 8008b9a:	67bb      	str	r3, [r7, #120]	; 0x78
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ba4:	623b      	str	r3, [r7, #32]
 8008ba6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba8:	69f9      	ldr	r1, [r7, #28]
 8008baa:	6a3a      	ldr	r2, [r7, #32]
 8008bac:	e841 2300 	strex	r3, r2, [r1]
 8008bb0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d1e6      	bne.n	8008b86 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8008bb8:	2300      	movs	r3, #0
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	378c      	adds	r7, #140	; 0x8c
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop
 8008bc8:	080092e1 	.word	0x080092e1
 8008bcc:	08008fe9 	.word	0x08008fe9
 8008bd0:	08008e87 	.word	0x08008e87
 8008bd4:	08008d27 	.word	0x08008d27

08008bd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b095      	sub	sp, #84	; 0x54
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be8:	e853 3f00 	ldrex	r3, [r3]
 8008bec:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bf0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008bf4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bfe:	643b      	str	r3, [r7, #64]	; 0x40
 8008c00:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c02:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008c04:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008c06:	e841 2300 	strex	r3, r2, [r1]
 8008c0a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d1e6      	bne.n	8008be0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	3308      	adds	r3, #8
 8008c18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c1a:	6a3b      	ldr	r3, [r7, #32]
 8008c1c:	e853 3f00 	ldrex	r3, [r3]
 8008c20:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c22:	69fb      	ldr	r3, [r7, #28]
 8008c24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008c28:	f023 0301 	bic.w	r3, r3, #1
 8008c2c:	64bb      	str	r3, [r7, #72]	; 0x48
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	3308      	adds	r3, #8
 8008c34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008c36:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008c38:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008c3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c3e:	e841 2300 	strex	r3, r2, [r1]
 8008c42:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d1e3      	bne.n	8008c12 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	d118      	bne.n	8008c84 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	e853 3f00 	ldrex	r3, [r3]
 8008c5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	f023 0310 	bic.w	r3, r3, #16
 8008c66:	647b      	str	r3, [r7, #68]	; 0x44
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c70:	61bb      	str	r3, [r7, #24]
 8008c72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c74:	6979      	ldr	r1, [r7, #20]
 8008c76:	69ba      	ldr	r2, [r7, #24]
 8008c78:	e841 2300 	strex	r3, r2, [r1]
 8008c7c:	613b      	str	r3, [r7, #16]
   return(result);
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d1e6      	bne.n	8008c52 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2220      	movs	r2, #32
 8008c88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	671a      	str	r2, [r3, #112]	; 0x70
}
 8008c98:	bf00      	nop
 8008c9a:	3754      	adds	r7, #84	; 0x54
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cb0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008cc2:	68f8      	ldr	r0, [r7, #12]
 8008cc4:	f7ff f996 	bl	8007ff4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cc8:	bf00      	nop
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b088      	sub	sp, #32
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	e853 3f00 	ldrex	r3, [r3]
 8008ce4:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cec:	61fb      	str	r3, [r7, #28]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	461a      	mov	r2, r3
 8008cf4:	69fb      	ldr	r3, [r7, #28]
 8008cf6:	61bb      	str	r3, [r7, #24]
 8008cf8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfa:	6979      	ldr	r1, [r7, #20]
 8008cfc:	69ba      	ldr	r2, [r7, #24]
 8008cfe:	e841 2300 	strex	r3, r2, [r1]
 8008d02:	613b      	str	r3, [r7, #16]
   return(result);
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d1e6      	bne.n	8008cd8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2220      	movs	r2, #32
 8008d0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2200      	movs	r2, #0
 8008d16:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f7ff f961 	bl	8007fe0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d1e:	bf00      	nop
 8008d20:	3720      	adds	r7, #32
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}

08008d26 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008d26:	b580      	push	{r7, lr}
 8008d28:	b096      	sub	sp, #88	; 0x58
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008d34:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d3e:	2b22      	cmp	r3, #34	; 0x22
 8008d40:	f040 8095 	bne.w	8008e6e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d4a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008d4e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008d52:	b2d9      	uxtb	r1, r3
 8008d54:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008d58:	b2da      	uxtb	r2, r3
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d5e:	400a      	ands	r2, r1
 8008d60:	b2d2      	uxtb	r2, r2
 8008d62:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d68:	1c5a      	adds	r2, r3, #1
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	3b01      	subs	r3, #1
 8008d78:	b29a      	uxth	r2, r3
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d178      	bne.n	8008e7e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d94:	e853 3f00 	ldrex	r3, [r3]
 8008d98:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d9c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008da0:	653b      	str	r3, [r7, #80]	; 0x50
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	461a      	mov	r2, r3
 8008da8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008daa:	647b      	str	r3, [r7, #68]	; 0x44
 8008dac:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dae:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008db0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008db2:	e841 2300 	strex	r3, r2, [r1]
 8008db6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d1e6      	bne.n	8008d8c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	3308      	adds	r3, #8
 8008dc4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc8:	e853 3f00 	ldrex	r3, [r3]
 8008dcc:	623b      	str	r3, [r7, #32]
   return(result);
 8008dce:	6a3b      	ldr	r3, [r7, #32]
 8008dd0:	f023 0301 	bic.w	r3, r3, #1
 8008dd4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	3308      	adds	r3, #8
 8008ddc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008dde:	633a      	str	r2, [r7, #48]	; 0x30
 8008de0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008de2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008de4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008de6:	e841 2300 	strex	r3, r2, [r1]
 8008dea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d1e5      	bne.n	8008dbe <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2220      	movs	r2, #32
 8008df6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d12e      	bne.n	8008e66 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	e853 3f00 	ldrex	r3, [r3]
 8008e1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f023 0310 	bic.w	r3, r3, #16
 8008e22:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	461a      	mov	r2, r3
 8008e2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e2c:	61fb      	str	r3, [r7, #28]
 8008e2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e30:	69b9      	ldr	r1, [r7, #24]
 8008e32:	69fa      	ldr	r2, [r7, #28]
 8008e34:	e841 2300 	strex	r3, r2, [r1]
 8008e38:	617b      	str	r3, [r7, #20]
   return(result);
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d1e6      	bne.n	8008e0e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	69db      	ldr	r3, [r3, #28]
 8008e46:	f003 0310 	and.w	r3, r3, #16
 8008e4a:	2b10      	cmp	r3, #16
 8008e4c:	d103      	bne.n	8008e56 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2210      	movs	r2, #16
 8008e54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008e5c:	4619      	mov	r1, r3
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f7ff f8d2 	bl	8008008 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e64:	e00b      	b.n	8008e7e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f7f9 fbc8 	bl	80025fc <HAL_UART_RxCpltCallback>
}
 8008e6c:	e007      	b.n	8008e7e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	699a      	ldr	r2, [r3, #24]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	f042 0208 	orr.w	r2, r2, #8
 8008e7c:	619a      	str	r2, [r3, #24]
}
 8008e7e:	bf00      	nop
 8008e80:	3758      	adds	r7, #88	; 0x58
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b096      	sub	sp, #88	; 0x58
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008e94:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e9e:	2b22      	cmp	r3, #34	; 0x22
 8008ea0:	f040 8095 	bne.w	8008fce <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eaa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008eb2:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8008eb4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008eb8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008ebc:	4013      	ands	r3, r2
 8008ebe:	b29a      	uxth	r2, r3
 8008ec0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ec2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ec8:	1c9a      	adds	r2, r3, #2
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	3b01      	subs	r3, #1
 8008ed8:	b29a      	uxth	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ee6:	b29b      	uxth	r3, r3
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d178      	bne.n	8008fde <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ef4:	e853 3f00 	ldrex	r3, [r3]
 8008ef8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008efc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	461a      	mov	r2, r3
 8008f08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f0a:	643b      	str	r3, [r7, #64]	; 0x40
 8008f0c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008f10:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008f12:	e841 2300 	strex	r3, r2, [r1]
 8008f16:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d1e6      	bne.n	8008eec <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	3308      	adds	r3, #8
 8008f24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f26:	6a3b      	ldr	r3, [r7, #32]
 8008f28:	e853 3f00 	ldrex	r3, [r3]
 8008f2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f2e:	69fb      	ldr	r3, [r7, #28]
 8008f30:	f023 0301 	bic.w	r3, r3, #1
 8008f34:	64bb      	str	r3, [r7, #72]	; 0x48
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	3308      	adds	r3, #8
 8008f3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008f40:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f42:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008f44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008f46:	e841 2300 	strex	r3, r2, [r1]
 8008f4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d1e5      	bne.n	8008f1e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2220      	movs	r2, #32
 8008f56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d12e      	bne.n	8008fc6 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	e853 3f00 	ldrex	r3, [r3]
 8008f7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	f023 0310 	bic.w	r3, r3, #16
 8008f82:	647b      	str	r3, [r7, #68]	; 0x44
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	461a      	mov	r2, r3
 8008f8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f8c:	61bb      	str	r3, [r7, #24]
 8008f8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f90:	6979      	ldr	r1, [r7, #20]
 8008f92:	69ba      	ldr	r2, [r7, #24]
 8008f94:	e841 2300 	strex	r3, r2, [r1]
 8008f98:	613b      	str	r3, [r7, #16]
   return(result);
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d1e6      	bne.n	8008f6e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	69db      	ldr	r3, [r3, #28]
 8008fa6:	f003 0310 	and.w	r3, r3, #16
 8008faa:	2b10      	cmp	r3, #16
 8008fac:	d103      	bne.n	8008fb6 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	2210      	movs	r2, #16
 8008fb4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f7ff f822 	bl	8008008 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008fc4:	e00b      	b.n	8008fde <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f7f9 fb18 	bl	80025fc <HAL_UART_RxCpltCallback>
}
 8008fcc:	e007      	b.n	8008fde <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	699a      	ldr	r2, [r3, #24]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f042 0208 	orr.w	r2, r2, #8
 8008fdc:	619a      	str	r2, [r3, #24]
}
 8008fde:	bf00      	nop
 8008fe0:	3758      	adds	r7, #88	; 0x58
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
	...

08008fe8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b0a6      	sub	sp, #152	; 0x98
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008ff6:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	69db      	ldr	r3, [r3, #28]
 8009000:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800901e:	2b22      	cmp	r3, #34	; 0x22
 8009020:	f040 814f 	bne.w	80092c2 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800902a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800902e:	e0f6      	b.n	800921e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009036:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800903a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800903e:	b2d9      	uxtb	r1, r3
 8009040:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8009044:	b2da      	uxtb	r2, r3
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800904a:	400a      	ands	r2, r1
 800904c:	b2d2      	uxtb	r2, r2
 800904e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009054:	1c5a      	adds	r2, r3, #1
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009060:	b29b      	uxth	r3, r3
 8009062:	3b01      	subs	r3, #1
 8009064:	b29a      	uxth	r2, r3
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	69db      	ldr	r3, [r3, #28]
 8009072:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009076:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800907a:	f003 0307 	and.w	r3, r3, #7
 800907e:	2b00      	cmp	r3, #0
 8009080:	d053      	beq.n	800912a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009082:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009086:	f003 0301 	and.w	r3, r3, #1
 800908a:	2b00      	cmp	r3, #0
 800908c:	d011      	beq.n	80090b2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800908e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009096:	2b00      	cmp	r3, #0
 8009098:	d00b      	beq.n	80090b2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2201      	movs	r2, #1
 80090a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090a8:	f043 0201 	orr.w	r2, r3, #1
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80090b6:	f003 0302 	and.w	r3, r3, #2
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d011      	beq.n	80090e2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80090be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80090c2:	f003 0301 	and.w	r3, r3, #1
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00b      	beq.n	80090e2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	2202      	movs	r2, #2
 80090d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80090d8:	f043 0204 	orr.w	r2, r3, #4
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80090e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80090e6:	f003 0304 	and.w	r3, r3, #4
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d011      	beq.n	8009112 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80090ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80090f2:	f003 0301 	and.w	r3, r3, #1
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00b      	beq.n	8009112 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	2204      	movs	r2, #4
 8009100:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009108:	f043 0202 	orr.w	r2, r3, #2
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009118:	2b00      	cmp	r3, #0
 800911a:	d006      	beq.n	800912a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f7fe ff69 	bl	8007ff4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2200      	movs	r2, #0
 8009126:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009130:	b29b      	uxth	r3, r3
 8009132:	2b00      	cmp	r3, #0
 8009134:	d173      	bne.n	800921e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800913e:	e853 3f00 	ldrex	r3, [r3]
 8009142:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8009144:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009146:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800914a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	461a      	mov	r2, r3
 8009154:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009158:	66bb      	str	r3, [r7, #104]	; 0x68
 800915a:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800915c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800915e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009160:	e841 2300 	strex	r3, r2, [r1]
 8009164:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8009166:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1e4      	bne.n	8009136 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	3308      	adds	r3, #8
 8009172:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009174:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009176:	e853 3f00 	ldrex	r3, [r3]
 800917a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800917c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800917e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009182:	f023 0301 	bic.w	r3, r3, #1
 8009186:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	3308      	adds	r3, #8
 800918e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009190:	657a      	str	r2, [r7, #84]	; 0x54
 8009192:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009194:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009196:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009198:	e841 2300 	strex	r3, r2, [r1]
 800919c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800919e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d1e3      	bne.n	800916c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2220      	movs	r2, #32
 80091a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d12e      	bne.n	8009218 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2200      	movs	r2, #0
 80091be:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091c8:	e853 3f00 	ldrex	r3, [r3]
 80091cc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80091ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091d0:	f023 0310 	bic.w	r3, r3, #16
 80091d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	461a      	mov	r2, r3
 80091dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80091de:	643b      	str	r3, [r7, #64]	; 0x40
 80091e0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80091e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80091e6:	e841 2300 	strex	r3, r2, [r1]
 80091ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80091ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1e6      	bne.n	80091c0 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	69db      	ldr	r3, [r3, #28]
 80091f8:	f003 0310 	and.w	r3, r3, #16
 80091fc:	2b10      	cmp	r3, #16
 80091fe:	d103      	bne.n	8009208 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	2210      	movs	r2, #16
 8009206:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800920e:	4619      	mov	r1, r3
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f7fe fef9 	bl	8008008 <HAL_UARTEx_RxEventCallback>
 8009216:	e002      	b.n	800921e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f7f9 f9ef 	bl	80025fc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800921e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009222:	2b00      	cmp	r3, #0
 8009224:	d006      	beq.n	8009234 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8009226:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800922a:	f003 0320 	and.w	r3, r3, #32
 800922e:	2b00      	cmp	r3, #0
 8009230:	f47f aefe 	bne.w	8009030 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800923a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800923e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8009242:	2b00      	cmp	r3, #0
 8009244:	d045      	beq.n	80092d2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800924c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009250:	429a      	cmp	r2, r3
 8009252:	d23e      	bcs.n	80092d2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	3308      	adds	r3, #8
 800925a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800925c:	6a3b      	ldr	r3, [r7, #32]
 800925e:	e853 3f00 	ldrex	r3, [r3]
 8009262:	61fb      	str	r3, [r7, #28]
   return(result);
 8009264:	69fb      	ldr	r3, [r7, #28]
 8009266:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800926a:	673b      	str	r3, [r7, #112]	; 0x70
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	3308      	adds	r3, #8
 8009272:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009274:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009276:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009278:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800927a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800927c:	e841 2300 	strex	r3, r2, [r1]
 8009280:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009284:	2b00      	cmp	r3, #0
 8009286:	d1e5      	bne.n	8009254 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	4a14      	ldr	r2, [pc, #80]	; (80092dc <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800928c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	e853 3f00 	ldrex	r3, [r3]
 800929a:	60bb      	str	r3, [r7, #8]
   return(result);
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	f043 0320 	orr.w	r3, r3, #32
 80092a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	461a      	mov	r2, r3
 80092aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092ac:	61bb      	str	r3, [r7, #24]
 80092ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b0:	6979      	ldr	r1, [r7, #20]
 80092b2:	69ba      	ldr	r2, [r7, #24]
 80092b4:	e841 2300 	strex	r3, r2, [r1]
 80092b8:	613b      	str	r3, [r7, #16]
   return(result);
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d1e6      	bne.n	800928e <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80092c0:	e007      	b.n	80092d2 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	699a      	ldr	r2, [r3, #24]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f042 0208 	orr.w	r2, r2, #8
 80092d0:	619a      	str	r2, [r3, #24]
}
 80092d2:	bf00      	nop
 80092d4:	3798      	adds	r7, #152	; 0x98
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}
 80092da:	bf00      	nop
 80092dc:	08008d27 	.word	0x08008d27

080092e0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b0a8      	sub	sp, #160	; 0xa0
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80092ee:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	69db      	ldr	r3, [r3, #28]
 80092f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	689b      	ldr	r3, [r3, #8]
 800930c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009316:	2b22      	cmp	r3, #34	; 0x22
 8009318:	f040 8153 	bne.w	80095c2 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009322:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009326:	e0fa      	b.n	800951e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800932e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009336:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800933a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800933e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009342:	4013      	ands	r3, r2
 8009344:	b29a      	uxth	r2, r3
 8009346:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800934a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009350:	1c9a      	adds	r2, r3, #2
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800935c:	b29b      	uxth	r3, r3
 800935e:	3b01      	subs	r3, #1
 8009360:	b29a      	uxth	r2, r3
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	69db      	ldr	r3, [r3, #28]
 800936e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009372:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009376:	f003 0307 	and.w	r3, r3, #7
 800937a:	2b00      	cmp	r3, #0
 800937c:	d053      	beq.n	8009426 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800937e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009382:	f003 0301 	and.w	r3, r3, #1
 8009386:	2b00      	cmp	r3, #0
 8009388:	d011      	beq.n	80093ae <UART_RxISR_16BIT_FIFOEN+0xce>
 800938a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800938e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009392:	2b00      	cmp	r3, #0
 8009394:	d00b      	beq.n	80093ae <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2201      	movs	r2, #1
 800939c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093a4:	f043 0201 	orr.w	r2, r3, #1
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80093b2:	f003 0302 	and.w	r3, r3, #2
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d011      	beq.n	80093de <UART_RxISR_16BIT_FIFOEN+0xfe>
 80093ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80093be:	f003 0301 	and.w	r3, r3, #1
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d00b      	beq.n	80093de <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2202      	movs	r2, #2
 80093cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093d4:	f043 0204 	orr.w	r2, r3, #4
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80093de:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80093e2:	f003 0304 	and.w	r3, r3, #4
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d011      	beq.n	800940e <UART_RxISR_16BIT_FIFOEN+0x12e>
 80093ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80093ee:	f003 0301 	and.w	r3, r3, #1
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00b      	beq.n	800940e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2204      	movs	r2, #4
 80093fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009404:	f043 0202 	orr.w	r2, r3, #2
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009414:	2b00      	cmp	r3, #0
 8009416:	d006      	beq.n	8009426 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f7fe fdeb 	bl	8007ff4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2200      	movs	r2, #0
 8009422:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800942c:	b29b      	uxth	r3, r3
 800942e:	2b00      	cmp	r3, #0
 8009430:	d175      	bne.n	800951e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009438:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800943a:	e853 3f00 	ldrex	r3, [r3]
 800943e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009440:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009442:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009446:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	461a      	mov	r2, r3
 8009450:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009454:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009456:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009458:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800945a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800945c:	e841 2300 	strex	r3, r2, [r1]
 8009460:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009462:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009464:	2b00      	cmp	r3, #0
 8009466:	d1e4      	bne.n	8009432 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	3308      	adds	r3, #8
 800946e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009470:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009472:	e853 3f00 	ldrex	r3, [r3]
 8009476:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009478:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800947a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800947e:	f023 0301 	bic.w	r3, r3, #1
 8009482:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	3308      	adds	r3, #8
 800948c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009490:	65ba      	str	r2, [r7, #88]	; 0x58
 8009492:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009494:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009496:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009498:	e841 2300 	strex	r3, r2, [r1]
 800949c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800949e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d1e1      	bne.n	8009468 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2220      	movs	r2, #32
 80094a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094b6:	2b01      	cmp	r3, #1
 80094b8:	d12e      	bne.n	8009518 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2200      	movs	r2, #0
 80094be:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c8:	e853 3f00 	ldrex	r3, [r3]
 80094cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80094ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094d0:	f023 0310 	bic.w	r3, r3, #16
 80094d4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	461a      	mov	r2, r3
 80094dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80094de:	647b      	str	r3, [r7, #68]	; 0x44
 80094e0:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80094e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80094e6:	e841 2300 	strex	r3, r2, [r1]
 80094ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80094ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1e6      	bne.n	80094c0 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	69db      	ldr	r3, [r3, #28]
 80094f8:	f003 0310 	and.w	r3, r3, #16
 80094fc:	2b10      	cmp	r3, #16
 80094fe:	d103      	bne.n	8009508 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	2210      	movs	r2, #16
 8009506:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800950e:	4619      	mov	r1, r3
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f7fe fd79 	bl	8008008 <HAL_UARTEx_RxEventCallback>
 8009516:	e002      	b.n	800951e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f7f9 f86f 	bl	80025fc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800951e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009522:	2b00      	cmp	r3, #0
 8009524:	d006      	beq.n	8009534 <UART_RxISR_16BIT_FIFOEN+0x254>
 8009526:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800952a:	f003 0320 	and.w	r3, r3, #32
 800952e:	2b00      	cmp	r3, #0
 8009530:	f47f aefa 	bne.w	8009328 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800953a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800953e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009542:	2b00      	cmp	r3, #0
 8009544:	d045      	beq.n	80095d2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800954c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8009550:	429a      	cmp	r2, r3
 8009552:	d23e      	bcs.n	80095d2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	3308      	adds	r3, #8
 800955a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800955c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800955e:	e853 3f00 	ldrex	r3, [r3]
 8009562:	623b      	str	r3, [r7, #32]
   return(result);
 8009564:	6a3b      	ldr	r3, [r7, #32]
 8009566:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800956a:	677b      	str	r3, [r7, #116]	; 0x74
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	3308      	adds	r3, #8
 8009572:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009574:	633a      	str	r2, [r7, #48]	; 0x30
 8009576:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009578:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800957a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800957c:	e841 2300 	strex	r3, r2, [r1]
 8009580:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009584:	2b00      	cmp	r3, #0
 8009586:	d1e5      	bne.n	8009554 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	4a14      	ldr	r2, [pc, #80]	; (80095dc <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800958c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	e853 3f00 	ldrex	r3, [r3]
 800959a:	60fb      	str	r3, [r7, #12]
   return(result);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f043 0320 	orr.w	r3, r3, #32
 80095a2:	673b      	str	r3, [r7, #112]	; 0x70
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	461a      	mov	r2, r3
 80095aa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80095ac:	61fb      	str	r3, [r7, #28]
 80095ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b0:	69b9      	ldr	r1, [r7, #24]
 80095b2:	69fa      	ldr	r2, [r7, #28]
 80095b4:	e841 2300 	strex	r3, r2, [r1]
 80095b8:	617b      	str	r3, [r7, #20]
   return(result);
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d1e6      	bne.n	800958e <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80095c0:	e007      	b.n	80095d2 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	699a      	ldr	r2, [r3, #24]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f042 0208 	orr.w	r2, r2, #8
 80095d0:	619a      	str	r2, [r3, #24]
}
 80095d2:	bf00      	nop
 80095d4:	37a0      	adds	r7, #160	; 0xa0
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	08008e87 	.word	0x08008e87

080095e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80095e8:	bf00      	nop
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80095fc:	bf00      	nop
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009610:	bf00      	nop
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800961c:	b480      	push	{r7}
 800961e:	b085      	sub	sp, #20
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800962a:	2b01      	cmp	r3, #1
 800962c:	d101      	bne.n	8009632 <HAL_UARTEx_DisableFifoMode+0x16>
 800962e:	2302      	movs	r3, #2
 8009630:	e027      	b.n	8009682 <HAL_UARTEx_DisableFifoMode+0x66>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2201      	movs	r2, #1
 8009636:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2224      	movs	r2, #36	; 0x24
 800963e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	681a      	ldr	r2, [r3, #0]
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f022 0201 	bic.w	r2, r2, #1
 8009658:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009660:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2200      	movs	r2, #0
 8009666:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	68fa      	ldr	r2, [r7, #12]
 800966e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2220      	movs	r2, #32
 8009674:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009680:	2300      	movs	r3, #0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3714      	adds	r7, #20
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr

0800968e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800968e:	b580      	push	{r7, lr}
 8009690:	b084      	sub	sp, #16
 8009692:	af00      	add	r7, sp, #0
 8009694:	6078      	str	r0, [r7, #4]
 8009696:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d101      	bne.n	80096a6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80096a2:	2302      	movs	r3, #2
 80096a4:	e02d      	b.n	8009702 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2201      	movs	r2, #1
 80096aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2224      	movs	r2, #36	; 0x24
 80096b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	681a      	ldr	r2, [r3, #0]
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f022 0201 	bic.w	r2, r2, #1
 80096cc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	689b      	ldr	r3, [r3, #8]
 80096d4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	683a      	ldr	r2, [r7, #0]
 80096de:	430a      	orrs	r2, r1
 80096e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 f850 	bl	8009788 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	68fa      	ldr	r2, [r7, #12]
 80096ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2220      	movs	r2, #32
 80096f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2200      	movs	r2, #0
 80096fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009700:	2300      	movs	r3, #0
}
 8009702:	4618      	mov	r0, r3
 8009704:	3710      	adds	r7, #16
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}

0800970a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800970a:	b580      	push	{r7, lr}
 800970c:	b084      	sub	sp, #16
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
 8009712:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800971a:	2b01      	cmp	r3, #1
 800971c:	d101      	bne.n	8009722 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800971e:	2302      	movs	r3, #2
 8009720:	e02d      	b.n	800977e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2201      	movs	r2, #1
 8009726:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2224      	movs	r2, #36	; 0x24
 800972e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	681a      	ldr	r2, [r3, #0]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f022 0201 	bic.w	r2, r2, #1
 8009748:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	683a      	ldr	r2, [r7, #0]
 800975a:	430a      	orrs	r2, r1
 800975c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 f812 	bl	8009788 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	68fa      	ldr	r2, [r7, #12]
 800976a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2220      	movs	r2, #32
 8009770:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
	...

08009788 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009788:	b480      	push	{r7}
 800978a:	b085      	sub	sp, #20
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009794:	2b00      	cmp	r3, #0
 8009796:	d108      	bne.n	80097aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2201      	movs	r2, #1
 800979c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2201      	movs	r2, #1
 80097a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80097a8:	e031      	b.n	800980e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80097aa:	2308      	movs	r3, #8
 80097ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80097ae:	2308      	movs	r3, #8
 80097b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	689b      	ldr	r3, [r3, #8]
 80097b8:	0e5b      	lsrs	r3, r3, #25
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	f003 0307 	and.w	r3, r3, #7
 80097c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	0f5b      	lsrs	r3, r3, #29
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	f003 0307 	and.w	r3, r3, #7
 80097d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097d2:	7bbb      	ldrb	r3, [r7, #14]
 80097d4:	7b3a      	ldrb	r2, [r7, #12]
 80097d6:	4911      	ldr	r1, [pc, #68]	; (800981c <UARTEx_SetNbDataToProcess+0x94>)
 80097d8:	5c8a      	ldrb	r2, [r1, r2]
 80097da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80097de:	7b3a      	ldrb	r2, [r7, #12]
 80097e0:	490f      	ldr	r1, [pc, #60]	; (8009820 <UARTEx_SetNbDataToProcess+0x98>)
 80097e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80097e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80097e8:	b29a      	uxth	r2, r3
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80097f0:	7bfb      	ldrb	r3, [r7, #15]
 80097f2:	7b7a      	ldrb	r2, [r7, #13]
 80097f4:	4909      	ldr	r1, [pc, #36]	; (800981c <UARTEx_SetNbDataToProcess+0x94>)
 80097f6:	5c8a      	ldrb	r2, [r1, r2]
 80097f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80097fc:	7b7a      	ldrb	r2, [r7, #13]
 80097fe:	4908      	ldr	r1, [pc, #32]	; (8009820 <UARTEx_SetNbDataToProcess+0x98>)
 8009800:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009802:	fb93 f3f2 	sdiv	r3, r3, r2
 8009806:	b29a      	uxth	r2, r3
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800980e:	bf00      	nop
 8009810:	3714      	adds	r7, #20
 8009812:	46bd      	mov	sp, r7
 8009814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009818:	4770      	bx	lr
 800981a:	bf00      	nop
 800981c:	0800c7cc 	.word	0x0800c7cc
 8009820:	0800c7d4 	.word	0x0800c7d4

08009824 <atoi>:
 8009824:	220a      	movs	r2, #10
 8009826:	2100      	movs	r1, #0
 8009828:	f000 b882 	b.w	8009930 <strtol>

0800982c <_strtol_l.constprop.0>:
 800982c:	2b01      	cmp	r3, #1
 800982e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009832:	d001      	beq.n	8009838 <_strtol_l.constprop.0+0xc>
 8009834:	2b24      	cmp	r3, #36	; 0x24
 8009836:	d906      	bls.n	8009846 <_strtol_l.constprop.0+0x1a>
 8009838:	f000 fec0 	bl	800a5bc <__errno>
 800983c:	2316      	movs	r3, #22
 800983e:	6003      	str	r3, [r0, #0]
 8009840:	2000      	movs	r0, #0
 8009842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009846:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800992c <_strtol_l.constprop.0+0x100>
 800984a:	460d      	mov	r5, r1
 800984c:	462e      	mov	r6, r5
 800984e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009852:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8009856:	f017 0708 	ands.w	r7, r7, #8
 800985a:	d1f7      	bne.n	800984c <_strtol_l.constprop.0+0x20>
 800985c:	2c2d      	cmp	r4, #45	; 0x2d
 800985e:	d132      	bne.n	80098c6 <_strtol_l.constprop.0+0x9a>
 8009860:	782c      	ldrb	r4, [r5, #0]
 8009862:	2701      	movs	r7, #1
 8009864:	1cb5      	adds	r5, r6, #2
 8009866:	2b00      	cmp	r3, #0
 8009868:	d05b      	beq.n	8009922 <_strtol_l.constprop.0+0xf6>
 800986a:	2b10      	cmp	r3, #16
 800986c:	d109      	bne.n	8009882 <_strtol_l.constprop.0+0x56>
 800986e:	2c30      	cmp	r4, #48	; 0x30
 8009870:	d107      	bne.n	8009882 <_strtol_l.constprop.0+0x56>
 8009872:	782c      	ldrb	r4, [r5, #0]
 8009874:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009878:	2c58      	cmp	r4, #88	; 0x58
 800987a:	d14d      	bne.n	8009918 <_strtol_l.constprop.0+0xec>
 800987c:	786c      	ldrb	r4, [r5, #1]
 800987e:	2310      	movs	r3, #16
 8009880:	3502      	adds	r5, #2
 8009882:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009886:	f108 38ff 	add.w	r8, r8, #4294967295
 800988a:	f04f 0e00 	mov.w	lr, #0
 800988e:	fbb8 f9f3 	udiv	r9, r8, r3
 8009892:	4676      	mov	r6, lr
 8009894:	fb03 8a19 	mls	sl, r3, r9, r8
 8009898:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800989c:	f1bc 0f09 	cmp.w	ip, #9
 80098a0:	d816      	bhi.n	80098d0 <_strtol_l.constprop.0+0xa4>
 80098a2:	4664      	mov	r4, ip
 80098a4:	42a3      	cmp	r3, r4
 80098a6:	dd24      	ble.n	80098f2 <_strtol_l.constprop.0+0xc6>
 80098a8:	f1be 3fff 	cmp.w	lr, #4294967295
 80098ac:	d008      	beq.n	80098c0 <_strtol_l.constprop.0+0x94>
 80098ae:	45b1      	cmp	r9, r6
 80098b0:	d31c      	bcc.n	80098ec <_strtol_l.constprop.0+0xc0>
 80098b2:	d101      	bne.n	80098b8 <_strtol_l.constprop.0+0x8c>
 80098b4:	45a2      	cmp	sl, r4
 80098b6:	db19      	blt.n	80098ec <_strtol_l.constprop.0+0xc0>
 80098b8:	fb06 4603 	mla	r6, r6, r3, r4
 80098bc:	f04f 0e01 	mov.w	lr, #1
 80098c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80098c4:	e7e8      	b.n	8009898 <_strtol_l.constprop.0+0x6c>
 80098c6:	2c2b      	cmp	r4, #43	; 0x2b
 80098c8:	bf04      	itt	eq
 80098ca:	782c      	ldrbeq	r4, [r5, #0]
 80098cc:	1cb5      	addeq	r5, r6, #2
 80098ce:	e7ca      	b.n	8009866 <_strtol_l.constprop.0+0x3a>
 80098d0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80098d4:	f1bc 0f19 	cmp.w	ip, #25
 80098d8:	d801      	bhi.n	80098de <_strtol_l.constprop.0+0xb2>
 80098da:	3c37      	subs	r4, #55	; 0x37
 80098dc:	e7e2      	b.n	80098a4 <_strtol_l.constprop.0+0x78>
 80098de:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80098e2:	f1bc 0f19 	cmp.w	ip, #25
 80098e6:	d804      	bhi.n	80098f2 <_strtol_l.constprop.0+0xc6>
 80098e8:	3c57      	subs	r4, #87	; 0x57
 80098ea:	e7db      	b.n	80098a4 <_strtol_l.constprop.0+0x78>
 80098ec:	f04f 3eff 	mov.w	lr, #4294967295
 80098f0:	e7e6      	b.n	80098c0 <_strtol_l.constprop.0+0x94>
 80098f2:	f1be 3fff 	cmp.w	lr, #4294967295
 80098f6:	d105      	bne.n	8009904 <_strtol_l.constprop.0+0xd8>
 80098f8:	2322      	movs	r3, #34	; 0x22
 80098fa:	6003      	str	r3, [r0, #0]
 80098fc:	4646      	mov	r6, r8
 80098fe:	b942      	cbnz	r2, 8009912 <_strtol_l.constprop.0+0xe6>
 8009900:	4630      	mov	r0, r6
 8009902:	e79e      	b.n	8009842 <_strtol_l.constprop.0+0x16>
 8009904:	b107      	cbz	r7, 8009908 <_strtol_l.constprop.0+0xdc>
 8009906:	4276      	negs	r6, r6
 8009908:	2a00      	cmp	r2, #0
 800990a:	d0f9      	beq.n	8009900 <_strtol_l.constprop.0+0xd4>
 800990c:	f1be 0f00 	cmp.w	lr, #0
 8009910:	d000      	beq.n	8009914 <_strtol_l.constprop.0+0xe8>
 8009912:	1e69      	subs	r1, r5, #1
 8009914:	6011      	str	r1, [r2, #0]
 8009916:	e7f3      	b.n	8009900 <_strtol_l.constprop.0+0xd4>
 8009918:	2430      	movs	r4, #48	; 0x30
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1b1      	bne.n	8009882 <_strtol_l.constprop.0+0x56>
 800991e:	2308      	movs	r3, #8
 8009920:	e7af      	b.n	8009882 <_strtol_l.constprop.0+0x56>
 8009922:	2c30      	cmp	r4, #48	; 0x30
 8009924:	d0a5      	beq.n	8009872 <_strtol_l.constprop.0+0x46>
 8009926:	230a      	movs	r3, #10
 8009928:	e7ab      	b.n	8009882 <_strtol_l.constprop.0+0x56>
 800992a:	bf00      	nop
 800992c:	0800c7dd 	.word	0x0800c7dd

08009930 <strtol>:
 8009930:	4613      	mov	r3, r2
 8009932:	460a      	mov	r2, r1
 8009934:	4601      	mov	r1, r0
 8009936:	4802      	ldr	r0, [pc, #8]	; (8009940 <strtol+0x10>)
 8009938:	6800      	ldr	r0, [r0, #0]
 800993a:	f7ff bf77 	b.w	800982c <_strtol_l.constprop.0>
 800993e:	bf00      	nop
 8009940:	20000128 	.word	0x20000128

08009944 <__cvt>:
 8009944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009948:	ec55 4b10 	vmov	r4, r5, d0
 800994c:	2d00      	cmp	r5, #0
 800994e:	460e      	mov	r6, r1
 8009950:	4619      	mov	r1, r3
 8009952:	462b      	mov	r3, r5
 8009954:	bfbb      	ittet	lt
 8009956:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800995a:	461d      	movlt	r5, r3
 800995c:	2300      	movge	r3, #0
 800995e:	232d      	movlt	r3, #45	; 0x2d
 8009960:	700b      	strb	r3, [r1, #0]
 8009962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009964:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009968:	4691      	mov	r9, r2
 800996a:	f023 0820 	bic.w	r8, r3, #32
 800996e:	bfbc      	itt	lt
 8009970:	4622      	movlt	r2, r4
 8009972:	4614      	movlt	r4, r2
 8009974:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009978:	d005      	beq.n	8009986 <__cvt+0x42>
 800997a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800997e:	d100      	bne.n	8009982 <__cvt+0x3e>
 8009980:	3601      	adds	r6, #1
 8009982:	2102      	movs	r1, #2
 8009984:	e000      	b.n	8009988 <__cvt+0x44>
 8009986:	2103      	movs	r1, #3
 8009988:	ab03      	add	r3, sp, #12
 800998a:	9301      	str	r3, [sp, #4]
 800998c:	ab02      	add	r3, sp, #8
 800998e:	9300      	str	r3, [sp, #0]
 8009990:	ec45 4b10 	vmov	d0, r4, r5
 8009994:	4653      	mov	r3, sl
 8009996:	4632      	mov	r2, r6
 8009998:	f000 fee2 	bl	800a760 <_dtoa_r>
 800999c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80099a0:	4607      	mov	r7, r0
 80099a2:	d102      	bne.n	80099aa <__cvt+0x66>
 80099a4:	f019 0f01 	tst.w	r9, #1
 80099a8:	d022      	beq.n	80099f0 <__cvt+0xac>
 80099aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80099ae:	eb07 0906 	add.w	r9, r7, r6
 80099b2:	d110      	bne.n	80099d6 <__cvt+0x92>
 80099b4:	783b      	ldrb	r3, [r7, #0]
 80099b6:	2b30      	cmp	r3, #48	; 0x30
 80099b8:	d10a      	bne.n	80099d0 <__cvt+0x8c>
 80099ba:	2200      	movs	r2, #0
 80099bc:	2300      	movs	r3, #0
 80099be:	4620      	mov	r0, r4
 80099c0:	4629      	mov	r1, r5
 80099c2:	f7f7 f8b9 	bl	8000b38 <__aeabi_dcmpeq>
 80099c6:	b918      	cbnz	r0, 80099d0 <__cvt+0x8c>
 80099c8:	f1c6 0601 	rsb	r6, r6, #1
 80099cc:	f8ca 6000 	str.w	r6, [sl]
 80099d0:	f8da 3000 	ldr.w	r3, [sl]
 80099d4:	4499      	add	r9, r3
 80099d6:	2200      	movs	r2, #0
 80099d8:	2300      	movs	r3, #0
 80099da:	4620      	mov	r0, r4
 80099dc:	4629      	mov	r1, r5
 80099de:	f7f7 f8ab 	bl	8000b38 <__aeabi_dcmpeq>
 80099e2:	b108      	cbz	r0, 80099e8 <__cvt+0xa4>
 80099e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80099e8:	2230      	movs	r2, #48	; 0x30
 80099ea:	9b03      	ldr	r3, [sp, #12]
 80099ec:	454b      	cmp	r3, r9
 80099ee:	d307      	bcc.n	8009a00 <__cvt+0xbc>
 80099f0:	9b03      	ldr	r3, [sp, #12]
 80099f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099f4:	1bdb      	subs	r3, r3, r7
 80099f6:	4638      	mov	r0, r7
 80099f8:	6013      	str	r3, [r2, #0]
 80099fa:	b004      	add	sp, #16
 80099fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a00:	1c59      	adds	r1, r3, #1
 8009a02:	9103      	str	r1, [sp, #12]
 8009a04:	701a      	strb	r2, [r3, #0]
 8009a06:	e7f0      	b.n	80099ea <__cvt+0xa6>

08009a08 <__exponent>:
 8009a08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	2900      	cmp	r1, #0
 8009a0e:	bfb8      	it	lt
 8009a10:	4249      	neglt	r1, r1
 8009a12:	f803 2b02 	strb.w	r2, [r3], #2
 8009a16:	bfb4      	ite	lt
 8009a18:	222d      	movlt	r2, #45	; 0x2d
 8009a1a:	222b      	movge	r2, #43	; 0x2b
 8009a1c:	2909      	cmp	r1, #9
 8009a1e:	7042      	strb	r2, [r0, #1]
 8009a20:	dd2a      	ble.n	8009a78 <__exponent+0x70>
 8009a22:	f10d 0207 	add.w	r2, sp, #7
 8009a26:	4617      	mov	r7, r2
 8009a28:	260a      	movs	r6, #10
 8009a2a:	4694      	mov	ip, r2
 8009a2c:	fb91 f5f6 	sdiv	r5, r1, r6
 8009a30:	fb06 1415 	mls	r4, r6, r5, r1
 8009a34:	3430      	adds	r4, #48	; 0x30
 8009a36:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009a3a:	460c      	mov	r4, r1
 8009a3c:	2c63      	cmp	r4, #99	; 0x63
 8009a3e:	f102 32ff 	add.w	r2, r2, #4294967295
 8009a42:	4629      	mov	r1, r5
 8009a44:	dcf1      	bgt.n	8009a2a <__exponent+0x22>
 8009a46:	3130      	adds	r1, #48	; 0x30
 8009a48:	f1ac 0402 	sub.w	r4, ip, #2
 8009a4c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009a50:	1c41      	adds	r1, r0, #1
 8009a52:	4622      	mov	r2, r4
 8009a54:	42ba      	cmp	r2, r7
 8009a56:	d30a      	bcc.n	8009a6e <__exponent+0x66>
 8009a58:	f10d 0209 	add.w	r2, sp, #9
 8009a5c:	eba2 020c 	sub.w	r2, r2, ip
 8009a60:	42bc      	cmp	r4, r7
 8009a62:	bf88      	it	hi
 8009a64:	2200      	movhi	r2, #0
 8009a66:	4413      	add	r3, r2
 8009a68:	1a18      	subs	r0, r3, r0
 8009a6a:	b003      	add	sp, #12
 8009a6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a6e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009a72:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009a76:	e7ed      	b.n	8009a54 <__exponent+0x4c>
 8009a78:	2330      	movs	r3, #48	; 0x30
 8009a7a:	3130      	adds	r1, #48	; 0x30
 8009a7c:	7083      	strb	r3, [r0, #2]
 8009a7e:	70c1      	strb	r1, [r0, #3]
 8009a80:	1d03      	adds	r3, r0, #4
 8009a82:	e7f1      	b.n	8009a68 <__exponent+0x60>

08009a84 <_printf_float>:
 8009a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a88:	ed2d 8b02 	vpush	{d8}
 8009a8c:	b08d      	sub	sp, #52	; 0x34
 8009a8e:	460c      	mov	r4, r1
 8009a90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009a94:	4616      	mov	r6, r2
 8009a96:	461f      	mov	r7, r3
 8009a98:	4605      	mov	r5, r0
 8009a9a:	f000 fd45 	bl	800a528 <_localeconv_r>
 8009a9e:	f8d0 a000 	ldr.w	sl, [r0]
 8009aa2:	4650      	mov	r0, sl
 8009aa4:	f7f6 fc1c 	bl	80002e0 <strlen>
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	930a      	str	r3, [sp, #40]	; 0x28
 8009aac:	6823      	ldr	r3, [r4, #0]
 8009aae:	9305      	str	r3, [sp, #20]
 8009ab0:	f8d8 3000 	ldr.w	r3, [r8]
 8009ab4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009ab8:	3307      	adds	r3, #7
 8009aba:	f023 0307 	bic.w	r3, r3, #7
 8009abe:	f103 0208 	add.w	r2, r3, #8
 8009ac2:	f8c8 2000 	str.w	r2, [r8]
 8009ac6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009aca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009ace:	9307      	str	r3, [sp, #28]
 8009ad0:	f8cd 8018 	str.w	r8, [sp, #24]
 8009ad4:	ee08 0a10 	vmov	s16, r0
 8009ad8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009adc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ae0:	4b9e      	ldr	r3, [pc, #632]	; (8009d5c <_printf_float+0x2d8>)
 8009ae2:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae6:	f7f7 f859 	bl	8000b9c <__aeabi_dcmpun>
 8009aea:	bb88      	cbnz	r0, 8009b50 <_printf_float+0xcc>
 8009aec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009af0:	4b9a      	ldr	r3, [pc, #616]	; (8009d5c <_printf_float+0x2d8>)
 8009af2:	f04f 32ff 	mov.w	r2, #4294967295
 8009af6:	f7f7 f833 	bl	8000b60 <__aeabi_dcmple>
 8009afa:	bb48      	cbnz	r0, 8009b50 <_printf_float+0xcc>
 8009afc:	2200      	movs	r2, #0
 8009afe:	2300      	movs	r3, #0
 8009b00:	4640      	mov	r0, r8
 8009b02:	4649      	mov	r1, r9
 8009b04:	f7f7 f822 	bl	8000b4c <__aeabi_dcmplt>
 8009b08:	b110      	cbz	r0, 8009b10 <_printf_float+0x8c>
 8009b0a:	232d      	movs	r3, #45	; 0x2d
 8009b0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b10:	4a93      	ldr	r2, [pc, #588]	; (8009d60 <_printf_float+0x2dc>)
 8009b12:	4b94      	ldr	r3, [pc, #592]	; (8009d64 <_printf_float+0x2e0>)
 8009b14:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009b18:	bf94      	ite	ls
 8009b1a:	4690      	movls	r8, r2
 8009b1c:	4698      	movhi	r8, r3
 8009b1e:	2303      	movs	r3, #3
 8009b20:	6123      	str	r3, [r4, #16]
 8009b22:	9b05      	ldr	r3, [sp, #20]
 8009b24:	f023 0304 	bic.w	r3, r3, #4
 8009b28:	6023      	str	r3, [r4, #0]
 8009b2a:	f04f 0900 	mov.w	r9, #0
 8009b2e:	9700      	str	r7, [sp, #0]
 8009b30:	4633      	mov	r3, r6
 8009b32:	aa0b      	add	r2, sp, #44	; 0x2c
 8009b34:	4621      	mov	r1, r4
 8009b36:	4628      	mov	r0, r5
 8009b38:	f000 f9da 	bl	8009ef0 <_printf_common>
 8009b3c:	3001      	adds	r0, #1
 8009b3e:	f040 8090 	bne.w	8009c62 <_printf_float+0x1de>
 8009b42:	f04f 30ff 	mov.w	r0, #4294967295
 8009b46:	b00d      	add	sp, #52	; 0x34
 8009b48:	ecbd 8b02 	vpop	{d8}
 8009b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b50:	4642      	mov	r2, r8
 8009b52:	464b      	mov	r3, r9
 8009b54:	4640      	mov	r0, r8
 8009b56:	4649      	mov	r1, r9
 8009b58:	f7f7 f820 	bl	8000b9c <__aeabi_dcmpun>
 8009b5c:	b140      	cbz	r0, 8009b70 <_printf_float+0xec>
 8009b5e:	464b      	mov	r3, r9
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	bfbc      	itt	lt
 8009b64:	232d      	movlt	r3, #45	; 0x2d
 8009b66:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009b6a:	4a7f      	ldr	r2, [pc, #508]	; (8009d68 <_printf_float+0x2e4>)
 8009b6c:	4b7f      	ldr	r3, [pc, #508]	; (8009d6c <_printf_float+0x2e8>)
 8009b6e:	e7d1      	b.n	8009b14 <_printf_float+0x90>
 8009b70:	6863      	ldr	r3, [r4, #4]
 8009b72:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009b76:	9206      	str	r2, [sp, #24]
 8009b78:	1c5a      	adds	r2, r3, #1
 8009b7a:	d13f      	bne.n	8009bfc <_printf_float+0x178>
 8009b7c:	2306      	movs	r3, #6
 8009b7e:	6063      	str	r3, [r4, #4]
 8009b80:	9b05      	ldr	r3, [sp, #20]
 8009b82:	6861      	ldr	r1, [r4, #4]
 8009b84:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009b88:	2300      	movs	r3, #0
 8009b8a:	9303      	str	r3, [sp, #12]
 8009b8c:	ab0a      	add	r3, sp, #40	; 0x28
 8009b8e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009b92:	ab09      	add	r3, sp, #36	; 0x24
 8009b94:	ec49 8b10 	vmov	d0, r8, r9
 8009b98:	9300      	str	r3, [sp, #0]
 8009b9a:	6022      	str	r2, [r4, #0]
 8009b9c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009ba0:	4628      	mov	r0, r5
 8009ba2:	f7ff fecf 	bl	8009944 <__cvt>
 8009ba6:	9b06      	ldr	r3, [sp, #24]
 8009ba8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009baa:	2b47      	cmp	r3, #71	; 0x47
 8009bac:	4680      	mov	r8, r0
 8009bae:	d108      	bne.n	8009bc2 <_printf_float+0x13e>
 8009bb0:	1cc8      	adds	r0, r1, #3
 8009bb2:	db02      	blt.n	8009bba <_printf_float+0x136>
 8009bb4:	6863      	ldr	r3, [r4, #4]
 8009bb6:	4299      	cmp	r1, r3
 8009bb8:	dd41      	ble.n	8009c3e <_printf_float+0x1ba>
 8009bba:	f1ab 0302 	sub.w	r3, fp, #2
 8009bbe:	fa5f fb83 	uxtb.w	fp, r3
 8009bc2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009bc6:	d820      	bhi.n	8009c0a <_printf_float+0x186>
 8009bc8:	3901      	subs	r1, #1
 8009bca:	465a      	mov	r2, fp
 8009bcc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009bd0:	9109      	str	r1, [sp, #36]	; 0x24
 8009bd2:	f7ff ff19 	bl	8009a08 <__exponent>
 8009bd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bd8:	1813      	adds	r3, r2, r0
 8009bda:	2a01      	cmp	r2, #1
 8009bdc:	4681      	mov	r9, r0
 8009bde:	6123      	str	r3, [r4, #16]
 8009be0:	dc02      	bgt.n	8009be8 <_printf_float+0x164>
 8009be2:	6822      	ldr	r2, [r4, #0]
 8009be4:	07d2      	lsls	r2, r2, #31
 8009be6:	d501      	bpl.n	8009bec <_printf_float+0x168>
 8009be8:	3301      	adds	r3, #1
 8009bea:	6123      	str	r3, [r4, #16]
 8009bec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d09c      	beq.n	8009b2e <_printf_float+0xaa>
 8009bf4:	232d      	movs	r3, #45	; 0x2d
 8009bf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bfa:	e798      	b.n	8009b2e <_printf_float+0xaa>
 8009bfc:	9a06      	ldr	r2, [sp, #24]
 8009bfe:	2a47      	cmp	r2, #71	; 0x47
 8009c00:	d1be      	bne.n	8009b80 <_printf_float+0xfc>
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d1bc      	bne.n	8009b80 <_printf_float+0xfc>
 8009c06:	2301      	movs	r3, #1
 8009c08:	e7b9      	b.n	8009b7e <_printf_float+0xfa>
 8009c0a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009c0e:	d118      	bne.n	8009c42 <_printf_float+0x1be>
 8009c10:	2900      	cmp	r1, #0
 8009c12:	6863      	ldr	r3, [r4, #4]
 8009c14:	dd0b      	ble.n	8009c2e <_printf_float+0x1aa>
 8009c16:	6121      	str	r1, [r4, #16]
 8009c18:	b913      	cbnz	r3, 8009c20 <_printf_float+0x19c>
 8009c1a:	6822      	ldr	r2, [r4, #0]
 8009c1c:	07d0      	lsls	r0, r2, #31
 8009c1e:	d502      	bpl.n	8009c26 <_printf_float+0x1a2>
 8009c20:	3301      	adds	r3, #1
 8009c22:	440b      	add	r3, r1
 8009c24:	6123      	str	r3, [r4, #16]
 8009c26:	65a1      	str	r1, [r4, #88]	; 0x58
 8009c28:	f04f 0900 	mov.w	r9, #0
 8009c2c:	e7de      	b.n	8009bec <_printf_float+0x168>
 8009c2e:	b913      	cbnz	r3, 8009c36 <_printf_float+0x1b2>
 8009c30:	6822      	ldr	r2, [r4, #0]
 8009c32:	07d2      	lsls	r2, r2, #31
 8009c34:	d501      	bpl.n	8009c3a <_printf_float+0x1b6>
 8009c36:	3302      	adds	r3, #2
 8009c38:	e7f4      	b.n	8009c24 <_printf_float+0x1a0>
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e7f2      	b.n	8009c24 <_printf_float+0x1a0>
 8009c3e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c44:	4299      	cmp	r1, r3
 8009c46:	db05      	blt.n	8009c54 <_printf_float+0x1d0>
 8009c48:	6823      	ldr	r3, [r4, #0]
 8009c4a:	6121      	str	r1, [r4, #16]
 8009c4c:	07d8      	lsls	r0, r3, #31
 8009c4e:	d5ea      	bpl.n	8009c26 <_printf_float+0x1a2>
 8009c50:	1c4b      	adds	r3, r1, #1
 8009c52:	e7e7      	b.n	8009c24 <_printf_float+0x1a0>
 8009c54:	2900      	cmp	r1, #0
 8009c56:	bfd4      	ite	le
 8009c58:	f1c1 0202 	rsble	r2, r1, #2
 8009c5c:	2201      	movgt	r2, #1
 8009c5e:	4413      	add	r3, r2
 8009c60:	e7e0      	b.n	8009c24 <_printf_float+0x1a0>
 8009c62:	6823      	ldr	r3, [r4, #0]
 8009c64:	055a      	lsls	r2, r3, #21
 8009c66:	d407      	bmi.n	8009c78 <_printf_float+0x1f4>
 8009c68:	6923      	ldr	r3, [r4, #16]
 8009c6a:	4642      	mov	r2, r8
 8009c6c:	4631      	mov	r1, r6
 8009c6e:	4628      	mov	r0, r5
 8009c70:	47b8      	blx	r7
 8009c72:	3001      	adds	r0, #1
 8009c74:	d12c      	bne.n	8009cd0 <_printf_float+0x24c>
 8009c76:	e764      	b.n	8009b42 <_printf_float+0xbe>
 8009c78:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009c7c:	f240 80e0 	bls.w	8009e40 <_printf_float+0x3bc>
 8009c80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c84:	2200      	movs	r2, #0
 8009c86:	2300      	movs	r3, #0
 8009c88:	f7f6 ff56 	bl	8000b38 <__aeabi_dcmpeq>
 8009c8c:	2800      	cmp	r0, #0
 8009c8e:	d034      	beq.n	8009cfa <_printf_float+0x276>
 8009c90:	4a37      	ldr	r2, [pc, #220]	; (8009d70 <_printf_float+0x2ec>)
 8009c92:	2301      	movs	r3, #1
 8009c94:	4631      	mov	r1, r6
 8009c96:	4628      	mov	r0, r5
 8009c98:	47b8      	blx	r7
 8009c9a:	3001      	adds	r0, #1
 8009c9c:	f43f af51 	beq.w	8009b42 <_printf_float+0xbe>
 8009ca0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	db02      	blt.n	8009cae <_printf_float+0x22a>
 8009ca8:	6823      	ldr	r3, [r4, #0]
 8009caa:	07d8      	lsls	r0, r3, #31
 8009cac:	d510      	bpl.n	8009cd0 <_printf_float+0x24c>
 8009cae:	ee18 3a10 	vmov	r3, s16
 8009cb2:	4652      	mov	r2, sl
 8009cb4:	4631      	mov	r1, r6
 8009cb6:	4628      	mov	r0, r5
 8009cb8:	47b8      	blx	r7
 8009cba:	3001      	adds	r0, #1
 8009cbc:	f43f af41 	beq.w	8009b42 <_printf_float+0xbe>
 8009cc0:	f04f 0800 	mov.w	r8, #0
 8009cc4:	f104 091a 	add.w	r9, r4, #26
 8009cc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cca:	3b01      	subs	r3, #1
 8009ccc:	4543      	cmp	r3, r8
 8009cce:	dc09      	bgt.n	8009ce4 <_printf_float+0x260>
 8009cd0:	6823      	ldr	r3, [r4, #0]
 8009cd2:	079b      	lsls	r3, r3, #30
 8009cd4:	f100 8107 	bmi.w	8009ee6 <_printf_float+0x462>
 8009cd8:	68e0      	ldr	r0, [r4, #12]
 8009cda:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cdc:	4298      	cmp	r0, r3
 8009cde:	bfb8      	it	lt
 8009ce0:	4618      	movlt	r0, r3
 8009ce2:	e730      	b.n	8009b46 <_printf_float+0xc2>
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	464a      	mov	r2, r9
 8009ce8:	4631      	mov	r1, r6
 8009cea:	4628      	mov	r0, r5
 8009cec:	47b8      	blx	r7
 8009cee:	3001      	adds	r0, #1
 8009cf0:	f43f af27 	beq.w	8009b42 <_printf_float+0xbe>
 8009cf4:	f108 0801 	add.w	r8, r8, #1
 8009cf8:	e7e6      	b.n	8009cc8 <_printf_float+0x244>
 8009cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	dc39      	bgt.n	8009d74 <_printf_float+0x2f0>
 8009d00:	4a1b      	ldr	r2, [pc, #108]	; (8009d70 <_printf_float+0x2ec>)
 8009d02:	2301      	movs	r3, #1
 8009d04:	4631      	mov	r1, r6
 8009d06:	4628      	mov	r0, r5
 8009d08:	47b8      	blx	r7
 8009d0a:	3001      	adds	r0, #1
 8009d0c:	f43f af19 	beq.w	8009b42 <_printf_float+0xbe>
 8009d10:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009d14:	4313      	orrs	r3, r2
 8009d16:	d102      	bne.n	8009d1e <_printf_float+0x29a>
 8009d18:	6823      	ldr	r3, [r4, #0]
 8009d1a:	07d9      	lsls	r1, r3, #31
 8009d1c:	d5d8      	bpl.n	8009cd0 <_printf_float+0x24c>
 8009d1e:	ee18 3a10 	vmov	r3, s16
 8009d22:	4652      	mov	r2, sl
 8009d24:	4631      	mov	r1, r6
 8009d26:	4628      	mov	r0, r5
 8009d28:	47b8      	blx	r7
 8009d2a:	3001      	adds	r0, #1
 8009d2c:	f43f af09 	beq.w	8009b42 <_printf_float+0xbe>
 8009d30:	f04f 0900 	mov.w	r9, #0
 8009d34:	f104 0a1a 	add.w	sl, r4, #26
 8009d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d3a:	425b      	negs	r3, r3
 8009d3c:	454b      	cmp	r3, r9
 8009d3e:	dc01      	bgt.n	8009d44 <_printf_float+0x2c0>
 8009d40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d42:	e792      	b.n	8009c6a <_printf_float+0x1e6>
 8009d44:	2301      	movs	r3, #1
 8009d46:	4652      	mov	r2, sl
 8009d48:	4631      	mov	r1, r6
 8009d4a:	4628      	mov	r0, r5
 8009d4c:	47b8      	blx	r7
 8009d4e:	3001      	adds	r0, #1
 8009d50:	f43f aef7 	beq.w	8009b42 <_printf_float+0xbe>
 8009d54:	f109 0901 	add.w	r9, r9, #1
 8009d58:	e7ee      	b.n	8009d38 <_printf_float+0x2b4>
 8009d5a:	bf00      	nop
 8009d5c:	7fefffff 	.word	0x7fefffff
 8009d60:	0800c8dd 	.word	0x0800c8dd
 8009d64:	0800c8e1 	.word	0x0800c8e1
 8009d68:	0800c8e5 	.word	0x0800c8e5
 8009d6c:	0800c8e9 	.word	0x0800c8e9
 8009d70:	0800c8ed 	.word	0x0800c8ed
 8009d74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d78:	429a      	cmp	r2, r3
 8009d7a:	bfa8      	it	ge
 8009d7c:	461a      	movge	r2, r3
 8009d7e:	2a00      	cmp	r2, #0
 8009d80:	4691      	mov	r9, r2
 8009d82:	dc37      	bgt.n	8009df4 <_printf_float+0x370>
 8009d84:	f04f 0b00 	mov.w	fp, #0
 8009d88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d8c:	f104 021a 	add.w	r2, r4, #26
 8009d90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d92:	9305      	str	r3, [sp, #20]
 8009d94:	eba3 0309 	sub.w	r3, r3, r9
 8009d98:	455b      	cmp	r3, fp
 8009d9a:	dc33      	bgt.n	8009e04 <_printf_float+0x380>
 8009d9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009da0:	429a      	cmp	r2, r3
 8009da2:	db3b      	blt.n	8009e1c <_printf_float+0x398>
 8009da4:	6823      	ldr	r3, [r4, #0]
 8009da6:	07da      	lsls	r2, r3, #31
 8009da8:	d438      	bmi.n	8009e1c <_printf_float+0x398>
 8009daa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009dae:	eba2 0903 	sub.w	r9, r2, r3
 8009db2:	9b05      	ldr	r3, [sp, #20]
 8009db4:	1ad2      	subs	r2, r2, r3
 8009db6:	4591      	cmp	r9, r2
 8009db8:	bfa8      	it	ge
 8009dba:	4691      	movge	r9, r2
 8009dbc:	f1b9 0f00 	cmp.w	r9, #0
 8009dc0:	dc35      	bgt.n	8009e2e <_printf_float+0x3aa>
 8009dc2:	f04f 0800 	mov.w	r8, #0
 8009dc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009dca:	f104 0a1a 	add.w	sl, r4, #26
 8009dce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009dd2:	1a9b      	subs	r3, r3, r2
 8009dd4:	eba3 0309 	sub.w	r3, r3, r9
 8009dd8:	4543      	cmp	r3, r8
 8009dda:	f77f af79 	ble.w	8009cd0 <_printf_float+0x24c>
 8009dde:	2301      	movs	r3, #1
 8009de0:	4652      	mov	r2, sl
 8009de2:	4631      	mov	r1, r6
 8009de4:	4628      	mov	r0, r5
 8009de6:	47b8      	blx	r7
 8009de8:	3001      	adds	r0, #1
 8009dea:	f43f aeaa 	beq.w	8009b42 <_printf_float+0xbe>
 8009dee:	f108 0801 	add.w	r8, r8, #1
 8009df2:	e7ec      	b.n	8009dce <_printf_float+0x34a>
 8009df4:	4613      	mov	r3, r2
 8009df6:	4631      	mov	r1, r6
 8009df8:	4642      	mov	r2, r8
 8009dfa:	4628      	mov	r0, r5
 8009dfc:	47b8      	blx	r7
 8009dfe:	3001      	adds	r0, #1
 8009e00:	d1c0      	bne.n	8009d84 <_printf_float+0x300>
 8009e02:	e69e      	b.n	8009b42 <_printf_float+0xbe>
 8009e04:	2301      	movs	r3, #1
 8009e06:	4631      	mov	r1, r6
 8009e08:	4628      	mov	r0, r5
 8009e0a:	9205      	str	r2, [sp, #20]
 8009e0c:	47b8      	blx	r7
 8009e0e:	3001      	adds	r0, #1
 8009e10:	f43f ae97 	beq.w	8009b42 <_printf_float+0xbe>
 8009e14:	9a05      	ldr	r2, [sp, #20]
 8009e16:	f10b 0b01 	add.w	fp, fp, #1
 8009e1a:	e7b9      	b.n	8009d90 <_printf_float+0x30c>
 8009e1c:	ee18 3a10 	vmov	r3, s16
 8009e20:	4652      	mov	r2, sl
 8009e22:	4631      	mov	r1, r6
 8009e24:	4628      	mov	r0, r5
 8009e26:	47b8      	blx	r7
 8009e28:	3001      	adds	r0, #1
 8009e2a:	d1be      	bne.n	8009daa <_printf_float+0x326>
 8009e2c:	e689      	b.n	8009b42 <_printf_float+0xbe>
 8009e2e:	9a05      	ldr	r2, [sp, #20]
 8009e30:	464b      	mov	r3, r9
 8009e32:	4442      	add	r2, r8
 8009e34:	4631      	mov	r1, r6
 8009e36:	4628      	mov	r0, r5
 8009e38:	47b8      	blx	r7
 8009e3a:	3001      	adds	r0, #1
 8009e3c:	d1c1      	bne.n	8009dc2 <_printf_float+0x33e>
 8009e3e:	e680      	b.n	8009b42 <_printf_float+0xbe>
 8009e40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e42:	2a01      	cmp	r2, #1
 8009e44:	dc01      	bgt.n	8009e4a <_printf_float+0x3c6>
 8009e46:	07db      	lsls	r3, r3, #31
 8009e48:	d53a      	bpl.n	8009ec0 <_printf_float+0x43c>
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	4642      	mov	r2, r8
 8009e4e:	4631      	mov	r1, r6
 8009e50:	4628      	mov	r0, r5
 8009e52:	47b8      	blx	r7
 8009e54:	3001      	adds	r0, #1
 8009e56:	f43f ae74 	beq.w	8009b42 <_printf_float+0xbe>
 8009e5a:	ee18 3a10 	vmov	r3, s16
 8009e5e:	4652      	mov	r2, sl
 8009e60:	4631      	mov	r1, r6
 8009e62:	4628      	mov	r0, r5
 8009e64:	47b8      	blx	r7
 8009e66:	3001      	adds	r0, #1
 8009e68:	f43f ae6b 	beq.w	8009b42 <_printf_float+0xbe>
 8009e6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e70:	2200      	movs	r2, #0
 8009e72:	2300      	movs	r3, #0
 8009e74:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009e78:	f7f6 fe5e 	bl	8000b38 <__aeabi_dcmpeq>
 8009e7c:	b9d8      	cbnz	r0, 8009eb6 <_printf_float+0x432>
 8009e7e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009e82:	f108 0201 	add.w	r2, r8, #1
 8009e86:	4631      	mov	r1, r6
 8009e88:	4628      	mov	r0, r5
 8009e8a:	47b8      	blx	r7
 8009e8c:	3001      	adds	r0, #1
 8009e8e:	d10e      	bne.n	8009eae <_printf_float+0x42a>
 8009e90:	e657      	b.n	8009b42 <_printf_float+0xbe>
 8009e92:	2301      	movs	r3, #1
 8009e94:	4652      	mov	r2, sl
 8009e96:	4631      	mov	r1, r6
 8009e98:	4628      	mov	r0, r5
 8009e9a:	47b8      	blx	r7
 8009e9c:	3001      	adds	r0, #1
 8009e9e:	f43f ae50 	beq.w	8009b42 <_printf_float+0xbe>
 8009ea2:	f108 0801 	add.w	r8, r8, #1
 8009ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ea8:	3b01      	subs	r3, #1
 8009eaa:	4543      	cmp	r3, r8
 8009eac:	dcf1      	bgt.n	8009e92 <_printf_float+0x40e>
 8009eae:	464b      	mov	r3, r9
 8009eb0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009eb4:	e6da      	b.n	8009c6c <_printf_float+0x1e8>
 8009eb6:	f04f 0800 	mov.w	r8, #0
 8009eba:	f104 0a1a 	add.w	sl, r4, #26
 8009ebe:	e7f2      	b.n	8009ea6 <_printf_float+0x422>
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	4642      	mov	r2, r8
 8009ec4:	e7df      	b.n	8009e86 <_printf_float+0x402>
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	464a      	mov	r2, r9
 8009eca:	4631      	mov	r1, r6
 8009ecc:	4628      	mov	r0, r5
 8009ece:	47b8      	blx	r7
 8009ed0:	3001      	adds	r0, #1
 8009ed2:	f43f ae36 	beq.w	8009b42 <_printf_float+0xbe>
 8009ed6:	f108 0801 	add.w	r8, r8, #1
 8009eda:	68e3      	ldr	r3, [r4, #12]
 8009edc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009ede:	1a5b      	subs	r3, r3, r1
 8009ee0:	4543      	cmp	r3, r8
 8009ee2:	dcf0      	bgt.n	8009ec6 <_printf_float+0x442>
 8009ee4:	e6f8      	b.n	8009cd8 <_printf_float+0x254>
 8009ee6:	f04f 0800 	mov.w	r8, #0
 8009eea:	f104 0919 	add.w	r9, r4, #25
 8009eee:	e7f4      	b.n	8009eda <_printf_float+0x456>

08009ef0 <_printf_common>:
 8009ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ef4:	4616      	mov	r6, r2
 8009ef6:	4699      	mov	r9, r3
 8009ef8:	688a      	ldr	r2, [r1, #8]
 8009efa:	690b      	ldr	r3, [r1, #16]
 8009efc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f00:	4293      	cmp	r3, r2
 8009f02:	bfb8      	it	lt
 8009f04:	4613      	movlt	r3, r2
 8009f06:	6033      	str	r3, [r6, #0]
 8009f08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f0c:	4607      	mov	r7, r0
 8009f0e:	460c      	mov	r4, r1
 8009f10:	b10a      	cbz	r2, 8009f16 <_printf_common+0x26>
 8009f12:	3301      	adds	r3, #1
 8009f14:	6033      	str	r3, [r6, #0]
 8009f16:	6823      	ldr	r3, [r4, #0]
 8009f18:	0699      	lsls	r1, r3, #26
 8009f1a:	bf42      	ittt	mi
 8009f1c:	6833      	ldrmi	r3, [r6, #0]
 8009f1e:	3302      	addmi	r3, #2
 8009f20:	6033      	strmi	r3, [r6, #0]
 8009f22:	6825      	ldr	r5, [r4, #0]
 8009f24:	f015 0506 	ands.w	r5, r5, #6
 8009f28:	d106      	bne.n	8009f38 <_printf_common+0x48>
 8009f2a:	f104 0a19 	add.w	sl, r4, #25
 8009f2e:	68e3      	ldr	r3, [r4, #12]
 8009f30:	6832      	ldr	r2, [r6, #0]
 8009f32:	1a9b      	subs	r3, r3, r2
 8009f34:	42ab      	cmp	r3, r5
 8009f36:	dc26      	bgt.n	8009f86 <_printf_common+0x96>
 8009f38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009f3c:	1e13      	subs	r3, r2, #0
 8009f3e:	6822      	ldr	r2, [r4, #0]
 8009f40:	bf18      	it	ne
 8009f42:	2301      	movne	r3, #1
 8009f44:	0692      	lsls	r2, r2, #26
 8009f46:	d42b      	bmi.n	8009fa0 <_printf_common+0xb0>
 8009f48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f4c:	4649      	mov	r1, r9
 8009f4e:	4638      	mov	r0, r7
 8009f50:	47c0      	blx	r8
 8009f52:	3001      	adds	r0, #1
 8009f54:	d01e      	beq.n	8009f94 <_printf_common+0xa4>
 8009f56:	6823      	ldr	r3, [r4, #0]
 8009f58:	6922      	ldr	r2, [r4, #16]
 8009f5a:	f003 0306 	and.w	r3, r3, #6
 8009f5e:	2b04      	cmp	r3, #4
 8009f60:	bf02      	ittt	eq
 8009f62:	68e5      	ldreq	r5, [r4, #12]
 8009f64:	6833      	ldreq	r3, [r6, #0]
 8009f66:	1aed      	subeq	r5, r5, r3
 8009f68:	68a3      	ldr	r3, [r4, #8]
 8009f6a:	bf0c      	ite	eq
 8009f6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f70:	2500      	movne	r5, #0
 8009f72:	4293      	cmp	r3, r2
 8009f74:	bfc4      	itt	gt
 8009f76:	1a9b      	subgt	r3, r3, r2
 8009f78:	18ed      	addgt	r5, r5, r3
 8009f7a:	2600      	movs	r6, #0
 8009f7c:	341a      	adds	r4, #26
 8009f7e:	42b5      	cmp	r5, r6
 8009f80:	d11a      	bne.n	8009fb8 <_printf_common+0xc8>
 8009f82:	2000      	movs	r0, #0
 8009f84:	e008      	b.n	8009f98 <_printf_common+0xa8>
 8009f86:	2301      	movs	r3, #1
 8009f88:	4652      	mov	r2, sl
 8009f8a:	4649      	mov	r1, r9
 8009f8c:	4638      	mov	r0, r7
 8009f8e:	47c0      	blx	r8
 8009f90:	3001      	adds	r0, #1
 8009f92:	d103      	bne.n	8009f9c <_printf_common+0xac>
 8009f94:	f04f 30ff 	mov.w	r0, #4294967295
 8009f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f9c:	3501      	adds	r5, #1
 8009f9e:	e7c6      	b.n	8009f2e <_printf_common+0x3e>
 8009fa0:	18e1      	adds	r1, r4, r3
 8009fa2:	1c5a      	adds	r2, r3, #1
 8009fa4:	2030      	movs	r0, #48	; 0x30
 8009fa6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009faa:	4422      	add	r2, r4
 8009fac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009fb0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009fb4:	3302      	adds	r3, #2
 8009fb6:	e7c7      	b.n	8009f48 <_printf_common+0x58>
 8009fb8:	2301      	movs	r3, #1
 8009fba:	4622      	mov	r2, r4
 8009fbc:	4649      	mov	r1, r9
 8009fbe:	4638      	mov	r0, r7
 8009fc0:	47c0      	blx	r8
 8009fc2:	3001      	adds	r0, #1
 8009fc4:	d0e6      	beq.n	8009f94 <_printf_common+0xa4>
 8009fc6:	3601      	adds	r6, #1
 8009fc8:	e7d9      	b.n	8009f7e <_printf_common+0x8e>
	...

08009fcc <_printf_i>:
 8009fcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fd0:	7e0f      	ldrb	r7, [r1, #24]
 8009fd2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009fd4:	2f78      	cmp	r7, #120	; 0x78
 8009fd6:	4691      	mov	r9, r2
 8009fd8:	4680      	mov	r8, r0
 8009fda:	460c      	mov	r4, r1
 8009fdc:	469a      	mov	sl, r3
 8009fde:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009fe2:	d807      	bhi.n	8009ff4 <_printf_i+0x28>
 8009fe4:	2f62      	cmp	r7, #98	; 0x62
 8009fe6:	d80a      	bhi.n	8009ffe <_printf_i+0x32>
 8009fe8:	2f00      	cmp	r7, #0
 8009fea:	f000 80d4 	beq.w	800a196 <_printf_i+0x1ca>
 8009fee:	2f58      	cmp	r7, #88	; 0x58
 8009ff0:	f000 80c0 	beq.w	800a174 <_printf_i+0x1a8>
 8009ff4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ff8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009ffc:	e03a      	b.n	800a074 <_printf_i+0xa8>
 8009ffe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a002:	2b15      	cmp	r3, #21
 800a004:	d8f6      	bhi.n	8009ff4 <_printf_i+0x28>
 800a006:	a101      	add	r1, pc, #4	; (adr r1, 800a00c <_printf_i+0x40>)
 800a008:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a00c:	0800a065 	.word	0x0800a065
 800a010:	0800a079 	.word	0x0800a079
 800a014:	08009ff5 	.word	0x08009ff5
 800a018:	08009ff5 	.word	0x08009ff5
 800a01c:	08009ff5 	.word	0x08009ff5
 800a020:	08009ff5 	.word	0x08009ff5
 800a024:	0800a079 	.word	0x0800a079
 800a028:	08009ff5 	.word	0x08009ff5
 800a02c:	08009ff5 	.word	0x08009ff5
 800a030:	08009ff5 	.word	0x08009ff5
 800a034:	08009ff5 	.word	0x08009ff5
 800a038:	0800a17d 	.word	0x0800a17d
 800a03c:	0800a0a5 	.word	0x0800a0a5
 800a040:	0800a137 	.word	0x0800a137
 800a044:	08009ff5 	.word	0x08009ff5
 800a048:	08009ff5 	.word	0x08009ff5
 800a04c:	0800a19f 	.word	0x0800a19f
 800a050:	08009ff5 	.word	0x08009ff5
 800a054:	0800a0a5 	.word	0x0800a0a5
 800a058:	08009ff5 	.word	0x08009ff5
 800a05c:	08009ff5 	.word	0x08009ff5
 800a060:	0800a13f 	.word	0x0800a13f
 800a064:	682b      	ldr	r3, [r5, #0]
 800a066:	1d1a      	adds	r2, r3, #4
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	602a      	str	r2, [r5, #0]
 800a06c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a070:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a074:	2301      	movs	r3, #1
 800a076:	e09f      	b.n	800a1b8 <_printf_i+0x1ec>
 800a078:	6820      	ldr	r0, [r4, #0]
 800a07a:	682b      	ldr	r3, [r5, #0]
 800a07c:	0607      	lsls	r7, r0, #24
 800a07e:	f103 0104 	add.w	r1, r3, #4
 800a082:	6029      	str	r1, [r5, #0]
 800a084:	d501      	bpl.n	800a08a <_printf_i+0xbe>
 800a086:	681e      	ldr	r6, [r3, #0]
 800a088:	e003      	b.n	800a092 <_printf_i+0xc6>
 800a08a:	0646      	lsls	r6, r0, #25
 800a08c:	d5fb      	bpl.n	800a086 <_printf_i+0xba>
 800a08e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a092:	2e00      	cmp	r6, #0
 800a094:	da03      	bge.n	800a09e <_printf_i+0xd2>
 800a096:	232d      	movs	r3, #45	; 0x2d
 800a098:	4276      	negs	r6, r6
 800a09a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a09e:	485a      	ldr	r0, [pc, #360]	; (800a208 <_printf_i+0x23c>)
 800a0a0:	230a      	movs	r3, #10
 800a0a2:	e012      	b.n	800a0ca <_printf_i+0xfe>
 800a0a4:	682b      	ldr	r3, [r5, #0]
 800a0a6:	6820      	ldr	r0, [r4, #0]
 800a0a8:	1d19      	adds	r1, r3, #4
 800a0aa:	6029      	str	r1, [r5, #0]
 800a0ac:	0605      	lsls	r5, r0, #24
 800a0ae:	d501      	bpl.n	800a0b4 <_printf_i+0xe8>
 800a0b0:	681e      	ldr	r6, [r3, #0]
 800a0b2:	e002      	b.n	800a0ba <_printf_i+0xee>
 800a0b4:	0641      	lsls	r1, r0, #25
 800a0b6:	d5fb      	bpl.n	800a0b0 <_printf_i+0xe4>
 800a0b8:	881e      	ldrh	r6, [r3, #0]
 800a0ba:	4853      	ldr	r0, [pc, #332]	; (800a208 <_printf_i+0x23c>)
 800a0bc:	2f6f      	cmp	r7, #111	; 0x6f
 800a0be:	bf0c      	ite	eq
 800a0c0:	2308      	moveq	r3, #8
 800a0c2:	230a      	movne	r3, #10
 800a0c4:	2100      	movs	r1, #0
 800a0c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a0ca:	6865      	ldr	r5, [r4, #4]
 800a0cc:	60a5      	str	r5, [r4, #8]
 800a0ce:	2d00      	cmp	r5, #0
 800a0d0:	bfa2      	ittt	ge
 800a0d2:	6821      	ldrge	r1, [r4, #0]
 800a0d4:	f021 0104 	bicge.w	r1, r1, #4
 800a0d8:	6021      	strge	r1, [r4, #0]
 800a0da:	b90e      	cbnz	r6, 800a0e0 <_printf_i+0x114>
 800a0dc:	2d00      	cmp	r5, #0
 800a0de:	d04b      	beq.n	800a178 <_printf_i+0x1ac>
 800a0e0:	4615      	mov	r5, r2
 800a0e2:	fbb6 f1f3 	udiv	r1, r6, r3
 800a0e6:	fb03 6711 	mls	r7, r3, r1, r6
 800a0ea:	5dc7      	ldrb	r7, [r0, r7]
 800a0ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a0f0:	4637      	mov	r7, r6
 800a0f2:	42bb      	cmp	r3, r7
 800a0f4:	460e      	mov	r6, r1
 800a0f6:	d9f4      	bls.n	800a0e2 <_printf_i+0x116>
 800a0f8:	2b08      	cmp	r3, #8
 800a0fa:	d10b      	bne.n	800a114 <_printf_i+0x148>
 800a0fc:	6823      	ldr	r3, [r4, #0]
 800a0fe:	07de      	lsls	r6, r3, #31
 800a100:	d508      	bpl.n	800a114 <_printf_i+0x148>
 800a102:	6923      	ldr	r3, [r4, #16]
 800a104:	6861      	ldr	r1, [r4, #4]
 800a106:	4299      	cmp	r1, r3
 800a108:	bfde      	ittt	le
 800a10a:	2330      	movle	r3, #48	; 0x30
 800a10c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a110:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a114:	1b52      	subs	r2, r2, r5
 800a116:	6122      	str	r2, [r4, #16]
 800a118:	f8cd a000 	str.w	sl, [sp]
 800a11c:	464b      	mov	r3, r9
 800a11e:	aa03      	add	r2, sp, #12
 800a120:	4621      	mov	r1, r4
 800a122:	4640      	mov	r0, r8
 800a124:	f7ff fee4 	bl	8009ef0 <_printf_common>
 800a128:	3001      	adds	r0, #1
 800a12a:	d14a      	bne.n	800a1c2 <_printf_i+0x1f6>
 800a12c:	f04f 30ff 	mov.w	r0, #4294967295
 800a130:	b004      	add	sp, #16
 800a132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a136:	6823      	ldr	r3, [r4, #0]
 800a138:	f043 0320 	orr.w	r3, r3, #32
 800a13c:	6023      	str	r3, [r4, #0]
 800a13e:	4833      	ldr	r0, [pc, #204]	; (800a20c <_printf_i+0x240>)
 800a140:	2778      	movs	r7, #120	; 0x78
 800a142:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a146:	6823      	ldr	r3, [r4, #0]
 800a148:	6829      	ldr	r1, [r5, #0]
 800a14a:	061f      	lsls	r7, r3, #24
 800a14c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a150:	d402      	bmi.n	800a158 <_printf_i+0x18c>
 800a152:	065f      	lsls	r7, r3, #25
 800a154:	bf48      	it	mi
 800a156:	b2b6      	uxthmi	r6, r6
 800a158:	07df      	lsls	r7, r3, #31
 800a15a:	bf48      	it	mi
 800a15c:	f043 0320 	orrmi.w	r3, r3, #32
 800a160:	6029      	str	r1, [r5, #0]
 800a162:	bf48      	it	mi
 800a164:	6023      	strmi	r3, [r4, #0]
 800a166:	b91e      	cbnz	r6, 800a170 <_printf_i+0x1a4>
 800a168:	6823      	ldr	r3, [r4, #0]
 800a16a:	f023 0320 	bic.w	r3, r3, #32
 800a16e:	6023      	str	r3, [r4, #0]
 800a170:	2310      	movs	r3, #16
 800a172:	e7a7      	b.n	800a0c4 <_printf_i+0xf8>
 800a174:	4824      	ldr	r0, [pc, #144]	; (800a208 <_printf_i+0x23c>)
 800a176:	e7e4      	b.n	800a142 <_printf_i+0x176>
 800a178:	4615      	mov	r5, r2
 800a17a:	e7bd      	b.n	800a0f8 <_printf_i+0x12c>
 800a17c:	682b      	ldr	r3, [r5, #0]
 800a17e:	6826      	ldr	r6, [r4, #0]
 800a180:	6961      	ldr	r1, [r4, #20]
 800a182:	1d18      	adds	r0, r3, #4
 800a184:	6028      	str	r0, [r5, #0]
 800a186:	0635      	lsls	r5, r6, #24
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	d501      	bpl.n	800a190 <_printf_i+0x1c4>
 800a18c:	6019      	str	r1, [r3, #0]
 800a18e:	e002      	b.n	800a196 <_printf_i+0x1ca>
 800a190:	0670      	lsls	r0, r6, #25
 800a192:	d5fb      	bpl.n	800a18c <_printf_i+0x1c0>
 800a194:	8019      	strh	r1, [r3, #0]
 800a196:	2300      	movs	r3, #0
 800a198:	6123      	str	r3, [r4, #16]
 800a19a:	4615      	mov	r5, r2
 800a19c:	e7bc      	b.n	800a118 <_printf_i+0x14c>
 800a19e:	682b      	ldr	r3, [r5, #0]
 800a1a0:	1d1a      	adds	r2, r3, #4
 800a1a2:	602a      	str	r2, [r5, #0]
 800a1a4:	681d      	ldr	r5, [r3, #0]
 800a1a6:	6862      	ldr	r2, [r4, #4]
 800a1a8:	2100      	movs	r1, #0
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	f7f6 f848 	bl	8000240 <memchr>
 800a1b0:	b108      	cbz	r0, 800a1b6 <_printf_i+0x1ea>
 800a1b2:	1b40      	subs	r0, r0, r5
 800a1b4:	6060      	str	r0, [r4, #4]
 800a1b6:	6863      	ldr	r3, [r4, #4]
 800a1b8:	6123      	str	r3, [r4, #16]
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1c0:	e7aa      	b.n	800a118 <_printf_i+0x14c>
 800a1c2:	6923      	ldr	r3, [r4, #16]
 800a1c4:	462a      	mov	r2, r5
 800a1c6:	4649      	mov	r1, r9
 800a1c8:	4640      	mov	r0, r8
 800a1ca:	47d0      	blx	sl
 800a1cc:	3001      	adds	r0, #1
 800a1ce:	d0ad      	beq.n	800a12c <_printf_i+0x160>
 800a1d0:	6823      	ldr	r3, [r4, #0]
 800a1d2:	079b      	lsls	r3, r3, #30
 800a1d4:	d413      	bmi.n	800a1fe <_printf_i+0x232>
 800a1d6:	68e0      	ldr	r0, [r4, #12]
 800a1d8:	9b03      	ldr	r3, [sp, #12]
 800a1da:	4298      	cmp	r0, r3
 800a1dc:	bfb8      	it	lt
 800a1de:	4618      	movlt	r0, r3
 800a1e0:	e7a6      	b.n	800a130 <_printf_i+0x164>
 800a1e2:	2301      	movs	r3, #1
 800a1e4:	4632      	mov	r2, r6
 800a1e6:	4649      	mov	r1, r9
 800a1e8:	4640      	mov	r0, r8
 800a1ea:	47d0      	blx	sl
 800a1ec:	3001      	adds	r0, #1
 800a1ee:	d09d      	beq.n	800a12c <_printf_i+0x160>
 800a1f0:	3501      	adds	r5, #1
 800a1f2:	68e3      	ldr	r3, [r4, #12]
 800a1f4:	9903      	ldr	r1, [sp, #12]
 800a1f6:	1a5b      	subs	r3, r3, r1
 800a1f8:	42ab      	cmp	r3, r5
 800a1fa:	dcf2      	bgt.n	800a1e2 <_printf_i+0x216>
 800a1fc:	e7eb      	b.n	800a1d6 <_printf_i+0x20a>
 800a1fe:	2500      	movs	r5, #0
 800a200:	f104 0619 	add.w	r6, r4, #25
 800a204:	e7f5      	b.n	800a1f2 <_printf_i+0x226>
 800a206:	bf00      	nop
 800a208:	0800c8ef 	.word	0x0800c8ef
 800a20c:	0800c900 	.word	0x0800c900

0800a210 <std>:
 800a210:	2300      	movs	r3, #0
 800a212:	b510      	push	{r4, lr}
 800a214:	4604      	mov	r4, r0
 800a216:	e9c0 3300 	strd	r3, r3, [r0]
 800a21a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a21e:	6083      	str	r3, [r0, #8]
 800a220:	8181      	strh	r1, [r0, #12]
 800a222:	6643      	str	r3, [r0, #100]	; 0x64
 800a224:	81c2      	strh	r2, [r0, #14]
 800a226:	6183      	str	r3, [r0, #24]
 800a228:	4619      	mov	r1, r3
 800a22a:	2208      	movs	r2, #8
 800a22c:	305c      	adds	r0, #92	; 0x5c
 800a22e:	f000 f916 	bl	800a45e <memset>
 800a232:	4b05      	ldr	r3, [pc, #20]	; (800a248 <std+0x38>)
 800a234:	6263      	str	r3, [r4, #36]	; 0x24
 800a236:	4b05      	ldr	r3, [pc, #20]	; (800a24c <std+0x3c>)
 800a238:	62a3      	str	r3, [r4, #40]	; 0x28
 800a23a:	4b05      	ldr	r3, [pc, #20]	; (800a250 <std+0x40>)
 800a23c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a23e:	4b05      	ldr	r3, [pc, #20]	; (800a254 <std+0x44>)
 800a240:	6224      	str	r4, [r4, #32]
 800a242:	6323      	str	r3, [r4, #48]	; 0x30
 800a244:	bd10      	pop	{r4, pc}
 800a246:	bf00      	nop
 800a248:	0800a3d9 	.word	0x0800a3d9
 800a24c:	0800a3fb 	.word	0x0800a3fb
 800a250:	0800a433 	.word	0x0800a433
 800a254:	0800a457 	.word	0x0800a457

0800a258 <stdio_exit_handler>:
 800a258:	4a02      	ldr	r2, [pc, #8]	; (800a264 <stdio_exit_handler+0xc>)
 800a25a:	4903      	ldr	r1, [pc, #12]	; (800a268 <stdio_exit_handler+0x10>)
 800a25c:	4803      	ldr	r0, [pc, #12]	; (800a26c <stdio_exit_handler+0x14>)
 800a25e:	f000 b869 	b.w	800a334 <_fwalk_sglue>
 800a262:	bf00      	nop
 800a264:	200000d0 	.word	0x200000d0
 800a268:	0800bff9 	.word	0x0800bff9
 800a26c:	200000dc 	.word	0x200000dc

0800a270 <cleanup_stdio>:
 800a270:	6841      	ldr	r1, [r0, #4]
 800a272:	4b0c      	ldr	r3, [pc, #48]	; (800a2a4 <cleanup_stdio+0x34>)
 800a274:	4299      	cmp	r1, r3
 800a276:	b510      	push	{r4, lr}
 800a278:	4604      	mov	r4, r0
 800a27a:	d001      	beq.n	800a280 <cleanup_stdio+0x10>
 800a27c:	f001 febc 	bl	800bff8 <_fflush_r>
 800a280:	68a1      	ldr	r1, [r4, #8]
 800a282:	4b09      	ldr	r3, [pc, #36]	; (800a2a8 <cleanup_stdio+0x38>)
 800a284:	4299      	cmp	r1, r3
 800a286:	d002      	beq.n	800a28e <cleanup_stdio+0x1e>
 800a288:	4620      	mov	r0, r4
 800a28a:	f001 feb5 	bl	800bff8 <_fflush_r>
 800a28e:	68e1      	ldr	r1, [r4, #12]
 800a290:	4b06      	ldr	r3, [pc, #24]	; (800a2ac <cleanup_stdio+0x3c>)
 800a292:	4299      	cmp	r1, r3
 800a294:	d004      	beq.n	800a2a0 <cleanup_stdio+0x30>
 800a296:	4620      	mov	r0, r4
 800a298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a29c:	f001 beac 	b.w	800bff8 <_fflush_r>
 800a2a0:	bd10      	pop	{r4, pc}
 800a2a2:	bf00      	nop
 800a2a4:	20000728 	.word	0x20000728
 800a2a8:	20000790 	.word	0x20000790
 800a2ac:	200007f8 	.word	0x200007f8

0800a2b0 <global_stdio_init.part.0>:
 800a2b0:	b510      	push	{r4, lr}
 800a2b2:	4b0b      	ldr	r3, [pc, #44]	; (800a2e0 <global_stdio_init.part.0+0x30>)
 800a2b4:	4c0b      	ldr	r4, [pc, #44]	; (800a2e4 <global_stdio_init.part.0+0x34>)
 800a2b6:	4a0c      	ldr	r2, [pc, #48]	; (800a2e8 <global_stdio_init.part.0+0x38>)
 800a2b8:	601a      	str	r2, [r3, #0]
 800a2ba:	4620      	mov	r0, r4
 800a2bc:	2200      	movs	r2, #0
 800a2be:	2104      	movs	r1, #4
 800a2c0:	f7ff ffa6 	bl	800a210 <std>
 800a2c4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a2c8:	2201      	movs	r2, #1
 800a2ca:	2109      	movs	r1, #9
 800a2cc:	f7ff ffa0 	bl	800a210 <std>
 800a2d0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a2d4:	2202      	movs	r2, #2
 800a2d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2da:	2112      	movs	r1, #18
 800a2dc:	f7ff bf98 	b.w	800a210 <std>
 800a2e0:	20000860 	.word	0x20000860
 800a2e4:	20000728 	.word	0x20000728
 800a2e8:	0800a259 	.word	0x0800a259

0800a2ec <__sfp_lock_acquire>:
 800a2ec:	4801      	ldr	r0, [pc, #4]	; (800a2f4 <__sfp_lock_acquire+0x8>)
 800a2ee:	f000 b98f 	b.w	800a610 <__retarget_lock_acquire_recursive>
 800a2f2:	bf00      	nop
 800a2f4:	20000869 	.word	0x20000869

0800a2f8 <__sfp_lock_release>:
 800a2f8:	4801      	ldr	r0, [pc, #4]	; (800a300 <__sfp_lock_release+0x8>)
 800a2fa:	f000 b98a 	b.w	800a612 <__retarget_lock_release_recursive>
 800a2fe:	bf00      	nop
 800a300:	20000869 	.word	0x20000869

0800a304 <__sinit>:
 800a304:	b510      	push	{r4, lr}
 800a306:	4604      	mov	r4, r0
 800a308:	f7ff fff0 	bl	800a2ec <__sfp_lock_acquire>
 800a30c:	6a23      	ldr	r3, [r4, #32]
 800a30e:	b11b      	cbz	r3, 800a318 <__sinit+0x14>
 800a310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a314:	f7ff bff0 	b.w	800a2f8 <__sfp_lock_release>
 800a318:	4b04      	ldr	r3, [pc, #16]	; (800a32c <__sinit+0x28>)
 800a31a:	6223      	str	r3, [r4, #32]
 800a31c:	4b04      	ldr	r3, [pc, #16]	; (800a330 <__sinit+0x2c>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1f5      	bne.n	800a310 <__sinit+0xc>
 800a324:	f7ff ffc4 	bl	800a2b0 <global_stdio_init.part.0>
 800a328:	e7f2      	b.n	800a310 <__sinit+0xc>
 800a32a:	bf00      	nop
 800a32c:	0800a271 	.word	0x0800a271
 800a330:	20000860 	.word	0x20000860

0800a334 <_fwalk_sglue>:
 800a334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a338:	4607      	mov	r7, r0
 800a33a:	4688      	mov	r8, r1
 800a33c:	4614      	mov	r4, r2
 800a33e:	2600      	movs	r6, #0
 800a340:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a344:	f1b9 0901 	subs.w	r9, r9, #1
 800a348:	d505      	bpl.n	800a356 <_fwalk_sglue+0x22>
 800a34a:	6824      	ldr	r4, [r4, #0]
 800a34c:	2c00      	cmp	r4, #0
 800a34e:	d1f7      	bne.n	800a340 <_fwalk_sglue+0xc>
 800a350:	4630      	mov	r0, r6
 800a352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a356:	89ab      	ldrh	r3, [r5, #12]
 800a358:	2b01      	cmp	r3, #1
 800a35a:	d907      	bls.n	800a36c <_fwalk_sglue+0x38>
 800a35c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a360:	3301      	adds	r3, #1
 800a362:	d003      	beq.n	800a36c <_fwalk_sglue+0x38>
 800a364:	4629      	mov	r1, r5
 800a366:	4638      	mov	r0, r7
 800a368:	47c0      	blx	r8
 800a36a:	4306      	orrs	r6, r0
 800a36c:	3568      	adds	r5, #104	; 0x68
 800a36e:	e7e9      	b.n	800a344 <_fwalk_sglue+0x10>

0800a370 <sniprintf>:
 800a370:	b40c      	push	{r2, r3}
 800a372:	b530      	push	{r4, r5, lr}
 800a374:	4b17      	ldr	r3, [pc, #92]	; (800a3d4 <sniprintf+0x64>)
 800a376:	1e0c      	subs	r4, r1, #0
 800a378:	681d      	ldr	r5, [r3, #0]
 800a37a:	b09d      	sub	sp, #116	; 0x74
 800a37c:	da08      	bge.n	800a390 <sniprintf+0x20>
 800a37e:	238b      	movs	r3, #139	; 0x8b
 800a380:	602b      	str	r3, [r5, #0]
 800a382:	f04f 30ff 	mov.w	r0, #4294967295
 800a386:	b01d      	add	sp, #116	; 0x74
 800a388:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a38c:	b002      	add	sp, #8
 800a38e:	4770      	bx	lr
 800a390:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a394:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a398:	bf14      	ite	ne
 800a39a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a39e:	4623      	moveq	r3, r4
 800a3a0:	9304      	str	r3, [sp, #16]
 800a3a2:	9307      	str	r3, [sp, #28]
 800a3a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a3a8:	9002      	str	r0, [sp, #8]
 800a3aa:	9006      	str	r0, [sp, #24]
 800a3ac:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a3b0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a3b2:	ab21      	add	r3, sp, #132	; 0x84
 800a3b4:	a902      	add	r1, sp, #8
 800a3b6:	4628      	mov	r0, r5
 800a3b8:	9301      	str	r3, [sp, #4]
 800a3ba:	f001 fc99 	bl	800bcf0 <_svfiprintf_r>
 800a3be:	1c43      	adds	r3, r0, #1
 800a3c0:	bfbc      	itt	lt
 800a3c2:	238b      	movlt	r3, #139	; 0x8b
 800a3c4:	602b      	strlt	r3, [r5, #0]
 800a3c6:	2c00      	cmp	r4, #0
 800a3c8:	d0dd      	beq.n	800a386 <sniprintf+0x16>
 800a3ca:	9b02      	ldr	r3, [sp, #8]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	701a      	strb	r2, [r3, #0]
 800a3d0:	e7d9      	b.n	800a386 <sniprintf+0x16>
 800a3d2:	bf00      	nop
 800a3d4:	20000128 	.word	0x20000128

0800a3d8 <__sread>:
 800a3d8:	b510      	push	{r4, lr}
 800a3da:	460c      	mov	r4, r1
 800a3dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3e0:	f000 f8c8 	bl	800a574 <_read_r>
 800a3e4:	2800      	cmp	r0, #0
 800a3e6:	bfab      	itete	ge
 800a3e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a3ea:	89a3      	ldrhlt	r3, [r4, #12]
 800a3ec:	181b      	addge	r3, r3, r0
 800a3ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a3f2:	bfac      	ite	ge
 800a3f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a3f6:	81a3      	strhlt	r3, [r4, #12]
 800a3f8:	bd10      	pop	{r4, pc}

0800a3fa <__swrite>:
 800a3fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3fe:	461f      	mov	r7, r3
 800a400:	898b      	ldrh	r3, [r1, #12]
 800a402:	05db      	lsls	r3, r3, #23
 800a404:	4605      	mov	r5, r0
 800a406:	460c      	mov	r4, r1
 800a408:	4616      	mov	r6, r2
 800a40a:	d505      	bpl.n	800a418 <__swrite+0x1e>
 800a40c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a410:	2302      	movs	r3, #2
 800a412:	2200      	movs	r2, #0
 800a414:	f000 f89c 	bl	800a550 <_lseek_r>
 800a418:	89a3      	ldrh	r3, [r4, #12]
 800a41a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a41e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a422:	81a3      	strh	r3, [r4, #12]
 800a424:	4632      	mov	r2, r6
 800a426:	463b      	mov	r3, r7
 800a428:	4628      	mov	r0, r5
 800a42a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a42e:	f000 b8b3 	b.w	800a598 <_write_r>

0800a432 <__sseek>:
 800a432:	b510      	push	{r4, lr}
 800a434:	460c      	mov	r4, r1
 800a436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a43a:	f000 f889 	bl	800a550 <_lseek_r>
 800a43e:	1c43      	adds	r3, r0, #1
 800a440:	89a3      	ldrh	r3, [r4, #12]
 800a442:	bf15      	itete	ne
 800a444:	6560      	strne	r0, [r4, #84]	; 0x54
 800a446:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a44a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a44e:	81a3      	strheq	r3, [r4, #12]
 800a450:	bf18      	it	ne
 800a452:	81a3      	strhne	r3, [r4, #12]
 800a454:	bd10      	pop	{r4, pc}

0800a456 <__sclose>:
 800a456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a45a:	f000 b869 	b.w	800a530 <_close_r>

0800a45e <memset>:
 800a45e:	4402      	add	r2, r0
 800a460:	4603      	mov	r3, r0
 800a462:	4293      	cmp	r3, r2
 800a464:	d100      	bne.n	800a468 <memset+0xa>
 800a466:	4770      	bx	lr
 800a468:	f803 1b01 	strb.w	r1, [r3], #1
 800a46c:	e7f9      	b.n	800a462 <memset+0x4>
	...

0800a470 <strtok>:
 800a470:	4b16      	ldr	r3, [pc, #88]	; (800a4cc <strtok+0x5c>)
 800a472:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a474:	681e      	ldr	r6, [r3, #0]
 800a476:	6c74      	ldr	r4, [r6, #68]	; 0x44
 800a478:	4605      	mov	r5, r0
 800a47a:	b9fc      	cbnz	r4, 800a4bc <strtok+0x4c>
 800a47c:	2050      	movs	r0, #80	; 0x50
 800a47e:	9101      	str	r1, [sp, #4]
 800a480:	f000 ffac 	bl	800b3dc <malloc>
 800a484:	9901      	ldr	r1, [sp, #4]
 800a486:	6470      	str	r0, [r6, #68]	; 0x44
 800a488:	4602      	mov	r2, r0
 800a48a:	b920      	cbnz	r0, 800a496 <strtok+0x26>
 800a48c:	4b10      	ldr	r3, [pc, #64]	; (800a4d0 <strtok+0x60>)
 800a48e:	4811      	ldr	r0, [pc, #68]	; (800a4d4 <strtok+0x64>)
 800a490:	215b      	movs	r1, #91	; 0x5b
 800a492:	f000 f8bf 	bl	800a614 <__assert_func>
 800a496:	e9c0 4400 	strd	r4, r4, [r0]
 800a49a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800a49e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800a4a2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800a4a6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800a4aa:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800a4ae:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800a4b2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800a4b6:	6184      	str	r4, [r0, #24]
 800a4b8:	7704      	strb	r4, [r0, #28]
 800a4ba:	6244      	str	r4, [r0, #36]	; 0x24
 800a4bc:	6c72      	ldr	r2, [r6, #68]	; 0x44
 800a4be:	2301      	movs	r3, #1
 800a4c0:	4628      	mov	r0, r5
 800a4c2:	b002      	add	sp, #8
 800a4c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a4c8:	f000 b806 	b.w	800a4d8 <__strtok_r>
 800a4cc:	20000128 	.word	0x20000128
 800a4d0:	0800c911 	.word	0x0800c911
 800a4d4:	0800c928 	.word	0x0800c928

0800a4d8 <__strtok_r>:
 800a4d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4da:	b908      	cbnz	r0, 800a4e0 <__strtok_r+0x8>
 800a4dc:	6810      	ldr	r0, [r2, #0]
 800a4de:	b188      	cbz	r0, 800a504 <__strtok_r+0x2c>
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	f814 5b01 	ldrb.w	r5, [r4], #1
 800a4e8:	460f      	mov	r7, r1
 800a4ea:	f817 6b01 	ldrb.w	r6, [r7], #1
 800a4ee:	b91e      	cbnz	r6, 800a4f8 <__strtok_r+0x20>
 800a4f0:	b965      	cbnz	r5, 800a50c <__strtok_r+0x34>
 800a4f2:	6015      	str	r5, [r2, #0]
 800a4f4:	4628      	mov	r0, r5
 800a4f6:	e005      	b.n	800a504 <__strtok_r+0x2c>
 800a4f8:	42b5      	cmp	r5, r6
 800a4fa:	d1f6      	bne.n	800a4ea <__strtok_r+0x12>
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d1f0      	bne.n	800a4e2 <__strtok_r+0xa>
 800a500:	6014      	str	r4, [r2, #0]
 800a502:	7003      	strb	r3, [r0, #0]
 800a504:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a506:	461c      	mov	r4, r3
 800a508:	e00c      	b.n	800a524 <__strtok_r+0x4c>
 800a50a:	b915      	cbnz	r5, 800a512 <__strtok_r+0x3a>
 800a50c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a510:	460e      	mov	r6, r1
 800a512:	f816 5b01 	ldrb.w	r5, [r6], #1
 800a516:	42ab      	cmp	r3, r5
 800a518:	d1f7      	bne.n	800a50a <__strtok_r+0x32>
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d0f3      	beq.n	800a506 <__strtok_r+0x2e>
 800a51e:	2300      	movs	r3, #0
 800a520:	f804 3c01 	strb.w	r3, [r4, #-1]
 800a524:	6014      	str	r4, [r2, #0]
 800a526:	e7ed      	b.n	800a504 <__strtok_r+0x2c>

0800a528 <_localeconv_r>:
 800a528:	4800      	ldr	r0, [pc, #0]	; (800a52c <_localeconv_r+0x4>)
 800a52a:	4770      	bx	lr
 800a52c:	2000021c 	.word	0x2000021c

0800a530 <_close_r>:
 800a530:	b538      	push	{r3, r4, r5, lr}
 800a532:	4d06      	ldr	r5, [pc, #24]	; (800a54c <_close_r+0x1c>)
 800a534:	2300      	movs	r3, #0
 800a536:	4604      	mov	r4, r0
 800a538:	4608      	mov	r0, r1
 800a53a:	602b      	str	r3, [r5, #0]
 800a53c:	f7f7 fa6f 	bl	8001a1e <_close>
 800a540:	1c43      	adds	r3, r0, #1
 800a542:	d102      	bne.n	800a54a <_close_r+0x1a>
 800a544:	682b      	ldr	r3, [r5, #0]
 800a546:	b103      	cbz	r3, 800a54a <_close_r+0x1a>
 800a548:	6023      	str	r3, [r4, #0]
 800a54a:	bd38      	pop	{r3, r4, r5, pc}
 800a54c:	20000864 	.word	0x20000864

0800a550 <_lseek_r>:
 800a550:	b538      	push	{r3, r4, r5, lr}
 800a552:	4d07      	ldr	r5, [pc, #28]	; (800a570 <_lseek_r+0x20>)
 800a554:	4604      	mov	r4, r0
 800a556:	4608      	mov	r0, r1
 800a558:	4611      	mov	r1, r2
 800a55a:	2200      	movs	r2, #0
 800a55c:	602a      	str	r2, [r5, #0]
 800a55e:	461a      	mov	r2, r3
 800a560:	f7f7 fa84 	bl	8001a6c <_lseek>
 800a564:	1c43      	adds	r3, r0, #1
 800a566:	d102      	bne.n	800a56e <_lseek_r+0x1e>
 800a568:	682b      	ldr	r3, [r5, #0]
 800a56a:	b103      	cbz	r3, 800a56e <_lseek_r+0x1e>
 800a56c:	6023      	str	r3, [r4, #0]
 800a56e:	bd38      	pop	{r3, r4, r5, pc}
 800a570:	20000864 	.word	0x20000864

0800a574 <_read_r>:
 800a574:	b538      	push	{r3, r4, r5, lr}
 800a576:	4d07      	ldr	r5, [pc, #28]	; (800a594 <_read_r+0x20>)
 800a578:	4604      	mov	r4, r0
 800a57a:	4608      	mov	r0, r1
 800a57c:	4611      	mov	r1, r2
 800a57e:	2200      	movs	r2, #0
 800a580:	602a      	str	r2, [r5, #0]
 800a582:	461a      	mov	r2, r3
 800a584:	f7f7 fa12 	bl	80019ac <_read>
 800a588:	1c43      	adds	r3, r0, #1
 800a58a:	d102      	bne.n	800a592 <_read_r+0x1e>
 800a58c:	682b      	ldr	r3, [r5, #0]
 800a58e:	b103      	cbz	r3, 800a592 <_read_r+0x1e>
 800a590:	6023      	str	r3, [r4, #0]
 800a592:	bd38      	pop	{r3, r4, r5, pc}
 800a594:	20000864 	.word	0x20000864

0800a598 <_write_r>:
 800a598:	b538      	push	{r3, r4, r5, lr}
 800a59a:	4d07      	ldr	r5, [pc, #28]	; (800a5b8 <_write_r+0x20>)
 800a59c:	4604      	mov	r4, r0
 800a59e:	4608      	mov	r0, r1
 800a5a0:	4611      	mov	r1, r2
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	602a      	str	r2, [r5, #0]
 800a5a6:	461a      	mov	r2, r3
 800a5a8:	f7f7 fa1d 	bl	80019e6 <_write>
 800a5ac:	1c43      	adds	r3, r0, #1
 800a5ae:	d102      	bne.n	800a5b6 <_write_r+0x1e>
 800a5b0:	682b      	ldr	r3, [r5, #0]
 800a5b2:	b103      	cbz	r3, 800a5b6 <_write_r+0x1e>
 800a5b4:	6023      	str	r3, [r4, #0]
 800a5b6:	bd38      	pop	{r3, r4, r5, pc}
 800a5b8:	20000864 	.word	0x20000864

0800a5bc <__errno>:
 800a5bc:	4b01      	ldr	r3, [pc, #4]	; (800a5c4 <__errno+0x8>)
 800a5be:	6818      	ldr	r0, [r3, #0]
 800a5c0:	4770      	bx	lr
 800a5c2:	bf00      	nop
 800a5c4:	20000128 	.word	0x20000128

0800a5c8 <__libc_init_array>:
 800a5c8:	b570      	push	{r4, r5, r6, lr}
 800a5ca:	4d0d      	ldr	r5, [pc, #52]	; (800a600 <__libc_init_array+0x38>)
 800a5cc:	4c0d      	ldr	r4, [pc, #52]	; (800a604 <__libc_init_array+0x3c>)
 800a5ce:	1b64      	subs	r4, r4, r5
 800a5d0:	10a4      	asrs	r4, r4, #2
 800a5d2:	2600      	movs	r6, #0
 800a5d4:	42a6      	cmp	r6, r4
 800a5d6:	d109      	bne.n	800a5ec <__libc_init_array+0x24>
 800a5d8:	4d0b      	ldr	r5, [pc, #44]	; (800a608 <__libc_init_array+0x40>)
 800a5da:	4c0c      	ldr	r4, [pc, #48]	; (800a60c <__libc_init_array+0x44>)
 800a5dc:	f002 f892 	bl	800c704 <_init>
 800a5e0:	1b64      	subs	r4, r4, r5
 800a5e2:	10a4      	asrs	r4, r4, #2
 800a5e4:	2600      	movs	r6, #0
 800a5e6:	42a6      	cmp	r6, r4
 800a5e8:	d105      	bne.n	800a5f6 <__libc_init_array+0x2e>
 800a5ea:	bd70      	pop	{r4, r5, r6, pc}
 800a5ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5f0:	4798      	blx	r3
 800a5f2:	3601      	adds	r6, #1
 800a5f4:	e7ee      	b.n	800a5d4 <__libc_init_array+0xc>
 800a5f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5fa:	4798      	blx	r3
 800a5fc:	3601      	adds	r6, #1
 800a5fe:	e7f2      	b.n	800a5e6 <__libc_init_array+0x1e>
 800a600:	0800cbb0 	.word	0x0800cbb0
 800a604:	0800cbb0 	.word	0x0800cbb0
 800a608:	0800cbb0 	.word	0x0800cbb0
 800a60c:	0800cbb4 	.word	0x0800cbb4

0800a610 <__retarget_lock_acquire_recursive>:
 800a610:	4770      	bx	lr

0800a612 <__retarget_lock_release_recursive>:
 800a612:	4770      	bx	lr

0800a614 <__assert_func>:
 800a614:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a616:	4614      	mov	r4, r2
 800a618:	461a      	mov	r2, r3
 800a61a:	4b09      	ldr	r3, [pc, #36]	; (800a640 <__assert_func+0x2c>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4605      	mov	r5, r0
 800a620:	68d8      	ldr	r0, [r3, #12]
 800a622:	b14c      	cbz	r4, 800a638 <__assert_func+0x24>
 800a624:	4b07      	ldr	r3, [pc, #28]	; (800a644 <__assert_func+0x30>)
 800a626:	9100      	str	r1, [sp, #0]
 800a628:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a62c:	4906      	ldr	r1, [pc, #24]	; (800a648 <__assert_func+0x34>)
 800a62e:	462b      	mov	r3, r5
 800a630:	f001 fd0a 	bl	800c048 <fiprintf>
 800a634:	f001 fd52 	bl	800c0dc <abort>
 800a638:	4b04      	ldr	r3, [pc, #16]	; (800a64c <__assert_func+0x38>)
 800a63a:	461c      	mov	r4, r3
 800a63c:	e7f3      	b.n	800a626 <__assert_func+0x12>
 800a63e:	bf00      	nop
 800a640:	20000128 	.word	0x20000128
 800a644:	0800c982 	.word	0x0800c982
 800a648:	0800c98f 	.word	0x0800c98f
 800a64c:	0800c9bd 	.word	0x0800c9bd

0800a650 <quorem>:
 800a650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a654:	6903      	ldr	r3, [r0, #16]
 800a656:	690c      	ldr	r4, [r1, #16]
 800a658:	42a3      	cmp	r3, r4
 800a65a:	4607      	mov	r7, r0
 800a65c:	db7e      	blt.n	800a75c <quorem+0x10c>
 800a65e:	3c01      	subs	r4, #1
 800a660:	f101 0814 	add.w	r8, r1, #20
 800a664:	f100 0514 	add.w	r5, r0, #20
 800a668:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a66c:	9301      	str	r3, [sp, #4]
 800a66e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a672:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a676:	3301      	adds	r3, #1
 800a678:	429a      	cmp	r2, r3
 800a67a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a67e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a682:	fbb2 f6f3 	udiv	r6, r2, r3
 800a686:	d331      	bcc.n	800a6ec <quorem+0x9c>
 800a688:	f04f 0e00 	mov.w	lr, #0
 800a68c:	4640      	mov	r0, r8
 800a68e:	46ac      	mov	ip, r5
 800a690:	46f2      	mov	sl, lr
 800a692:	f850 2b04 	ldr.w	r2, [r0], #4
 800a696:	b293      	uxth	r3, r2
 800a698:	fb06 e303 	mla	r3, r6, r3, lr
 800a69c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a6a0:	0c1a      	lsrs	r2, r3, #16
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	ebaa 0303 	sub.w	r3, sl, r3
 800a6a8:	f8dc a000 	ldr.w	sl, [ip]
 800a6ac:	fa13 f38a 	uxtah	r3, r3, sl
 800a6b0:	fb06 220e 	mla	r2, r6, lr, r2
 800a6b4:	9300      	str	r3, [sp, #0]
 800a6b6:	9b00      	ldr	r3, [sp, #0]
 800a6b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a6bc:	b292      	uxth	r2, r2
 800a6be:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a6c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a6c6:	f8bd 3000 	ldrh.w	r3, [sp]
 800a6ca:	4581      	cmp	r9, r0
 800a6cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6d0:	f84c 3b04 	str.w	r3, [ip], #4
 800a6d4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a6d8:	d2db      	bcs.n	800a692 <quorem+0x42>
 800a6da:	f855 300b 	ldr.w	r3, [r5, fp]
 800a6de:	b92b      	cbnz	r3, 800a6ec <quorem+0x9c>
 800a6e0:	9b01      	ldr	r3, [sp, #4]
 800a6e2:	3b04      	subs	r3, #4
 800a6e4:	429d      	cmp	r5, r3
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	d32c      	bcc.n	800a744 <quorem+0xf4>
 800a6ea:	613c      	str	r4, [r7, #16]
 800a6ec:	4638      	mov	r0, r7
 800a6ee:	f001 f9a5 	bl	800ba3c <__mcmp>
 800a6f2:	2800      	cmp	r0, #0
 800a6f4:	db22      	blt.n	800a73c <quorem+0xec>
 800a6f6:	3601      	adds	r6, #1
 800a6f8:	4629      	mov	r1, r5
 800a6fa:	2000      	movs	r0, #0
 800a6fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800a700:	f8d1 c000 	ldr.w	ip, [r1]
 800a704:	b293      	uxth	r3, r2
 800a706:	1ac3      	subs	r3, r0, r3
 800a708:	0c12      	lsrs	r2, r2, #16
 800a70a:	fa13 f38c 	uxtah	r3, r3, ip
 800a70e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a712:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a716:	b29b      	uxth	r3, r3
 800a718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a71c:	45c1      	cmp	r9, r8
 800a71e:	f841 3b04 	str.w	r3, [r1], #4
 800a722:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a726:	d2e9      	bcs.n	800a6fc <quorem+0xac>
 800a728:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a72c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a730:	b922      	cbnz	r2, 800a73c <quorem+0xec>
 800a732:	3b04      	subs	r3, #4
 800a734:	429d      	cmp	r5, r3
 800a736:	461a      	mov	r2, r3
 800a738:	d30a      	bcc.n	800a750 <quorem+0x100>
 800a73a:	613c      	str	r4, [r7, #16]
 800a73c:	4630      	mov	r0, r6
 800a73e:	b003      	add	sp, #12
 800a740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a744:	6812      	ldr	r2, [r2, #0]
 800a746:	3b04      	subs	r3, #4
 800a748:	2a00      	cmp	r2, #0
 800a74a:	d1ce      	bne.n	800a6ea <quorem+0x9a>
 800a74c:	3c01      	subs	r4, #1
 800a74e:	e7c9      	b.n	800a6e4 <quorem+0x94>
 800a750:	6812      	ldr	r2, [r2, #0]
 800a752:	3b04      	subs	r3, #4
 800a754:	2a00      	cmp	r2, #0
 800a756:	d1f0      	bne.n	800a73a <quorem+0xea>
 800a758:	3c01      	subs	r4, #1
 800a75a:	e7eb      	b.n	800a734 <quorem+0xe4>
 800a75c:	2000      	movs	r0, #0
 800a75e:	e7ee      	b.n	800a73e <quorem+0xee>

0800a760 <_dtoa_r>:
 800a760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a764:	ed2d 8b04 	vpush	{d8-d9}
 800a768:	69c5      	ldr	r5, [r0, #28]
 800a76a:	b093      	sub	sp, #76	; 0x4c
 800a76c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a770:	ec57 6b10 	vmov	r6, r7, d0
 800a774:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a778:	9107      	str	r1, [sp, #28]
 800a77a:	4604      	mov	r4, r0
 800a77c:	920a      	str	r2, [sp, #40]	; 0x28
 800a77e:	930d      	str	r3, [sp, #52]	; 0x34
 800a780:	b975      	cbnz	r5, 800a7a0 <_dtoa_r+0x40>
 800a782:	2010      	movs	r0, #16
 800a784:	f000 fe2a 	bl	800b3dc <malloc>
 800a788:	4602      	mov	r2, r0
 800a78a:	61e0      	str	r0, [r4, #28]
 800a78c:	b920      	cbnz	r0, 800a798 <_dtoa_r+0x38>
 800a78e:	4bae      	ldr	r3, [pc, #696]	; (800aa48 <_dtoa_r+0x2e8>)
 800a790:	21ef      	movs	r1, #239	; 0xef
 800a792:	48ae      	ldr	r0, [pc, #696]	; (800aa4c <_dtoa_r+0x2ec>)
 800a794:	f7ff ff3e 	bl	800a614 <__assert_func>
 800a798:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a79c:	6005      	str	r5, [r0, #0]
 800a79e:	60c5      	str	r5, [r0, #12]
 800a7a0:	69e3      	ldr	r3, [r4, #28]
 800a7a2:	6819      	ldr	r1, [r3, #0]
 800a7a4:	b151      	cbz	r1, 800a7bc <_dtoa_r+0x5c>
 800a7a6:	685a      	ldr	r2, [r3, #4]
 800a7a8:	604a      	str	r2, [r1, #4]
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	4093      	lsls	r3, r2
 800a7ae:	608b      	str	r3, [r1, #8]
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f000 ff07 	bl	800b5c4 <_Bfree>
 800a7b6:	69e3      	ldr	r3, [r4, #28]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	601a      	str	r2, [r3, #0]
 800a7bc:	1e3b      	subs	r3, r7, #0
 800a7be:	bfbb      	ittet	lt
 800a7c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a7c4:	9303      	strlt	r3, [sp, #12]
 800a7c6:	2300      	movge	r3, #0
 800a7c8:	2201      	movlt	r2, #1
 800a7ca:	bfac      	ite	ge
 800a7cc:	f8c8 3000 	strge.w	r3, [r8]
 800a7d0:	f8c8 2000 	strlt.w	r2, [r8]
 800a7d4:	4b9e      	ldr	r3, [pc, #632]	; (800aa50 <_dtoa_r+0x2f0>)
 800a7d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a7da:	ea33 0308 	bics.w	r3, r3, r8
 800a7de:	d11b      	bne.n	800a818 <_dtoa_r+0xb8>
 800a7e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a7e2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a7e6:	6013      	str	r3, [r2, #0]
 800a7e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a7ec:	4333      	orrs	r3, r6
 800a7ee:	f000 8593 	beq.w	800b318 <_dtoa_r+0xbb8>
 800a7f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7f4:	b963      	cbnz	r3, 800a810 <_dtoa_r+0xb0>
 800a7f6:	4b97      	ldr	r3, [pc, #604]	; (800aa54 <_dtoa_r+0x2f4>)
 800a7f8:	e027      	b.n	800a84a <_dtoa_r+0xea>
 800a7fa:	4b97      	ldr	r3, [pc, #604]	; (800aa58 <_dtoa_r+0x2f8>)
 800a7fc:	9300      	str	r3, [sp, #0]
 800a7fe:	3308      	adds	r3, #8
 800a800:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a802:	6013      	str	r3, [r2, #0]
 800a804:	9800      	ldr	r0, [sp, #0]
 800a806:	b013      	add	sp, #76	; 0x4c
 800a808:	ecbd 8b04 	vpop	{d8-d9}
 800a80c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a810:	4b90      	ldr	r3, [pc, #576]	; (800aa54 <_dtoa_r+0x2f4>)
 800a812:	9300      	str	r3, [sp, #0]
 800a814:	3303      	adds	r3, #3
 800a816:	e7f3      	b.n	800a800 <_dtoa_r+0xa0>
 800a818:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a81c:	2200      	movs	r2, #0
 800a81e:	ec51 0b17 	vmov	r0, r1, d7
 800a822:	eeb0 8a47 	vmov.f32	s16, s14
 800a826:	eef0 8a67 	vmov.f32	s17, s15
 800a82a:	2300      	movs	r3, #0
 800a82c:	f7f6 f984 	bl	8000b38 <__aeabi_dcmpeq>
 800a830:	4681      	mov	r9, r0
 800a832:	b160      	cbz	r0, 800a84e <_dtoa_r+0xee>
 800a834:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a836:	2301      	movs	r3, #1
 800a838:	6013      	str	r3, [r2, #0]
 800a83a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	f000 8568 	beq.w	800b312 <_dtoa_r+0xbb2>
 800a842:	4b86      	ldr	r3, [pc, #536]	; (800aa5c <_dtoa_r+0x2fc>)
 800a844:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a846:	6013      	str	r3, [r2, #0]
 800a848:	3b01      	subs	r3, #1
 800a84a:	9300      	str	r3, [sp, #0]
 800a84c:	e7da      	b.n	800a804 <_dtoa_r+0xa4>
 800a84e:	aa10      	add	r2, sp, #64	; 0x40
 800a850:	a911      	add	r1, sp, #68	; 0x44
 800a852:	4620      	mov	r0, r4
 800a854:	eeb0 0a48 	vmov.f32	s0, s16
 800a858:	eef0 0a68 	vmov.f32	s1, s17
 800a85c:	f001 f994 	bl	800bb88 <__d2b>
 800a860:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a864:	4682      	mov	sl, r0
 800a866:	2d00      	cmp	r5, #0
 800a868:	d07f      	beq.n	800a96a <_dtoa_r+0x20a>
 800a86a:	ee18 3a90 	vmov	r3, s17
 800a86e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a872:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a876:	ec51 0b18 	vmov	r0, r1, d8
 800a87a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a87e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a882:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a886:	4619      	mov	r1, r3
 800a888:	2200      	movs	r2, #0
 800a88a:	4b75      	ldr	r3, [pc, #468]	; (800aa60 <_dtoa_r+0x300>)
 800a88c:	f7f5 fd34 	bl	80002f8 <__aeabi_dsub>
 800a890:	a367      	add	r3, pc, #412	; (adr r3, 800aa30 <_dtoa_r+0x2d0>)
 800a892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a896:	f7f5 fee7 	bl	8000668 <__aeabi_dmul>
 800a89a:	a367      	add	r3, pc, #412	; (adr r3, 800aa38 <_dtoa_r+0x2d8>)
 800a89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a0:	f7f5 fd2c 	bl	80002fc <__adddf3>
 800a8a4:	4606      	mov	r6, r0
 800a8a6:	4628      	mov	r0, r5
 800a8a8:	460f      	mov	r7, r1
 800a8aa:	f7f5 fe73 	bl	8000594 <__aeabi_i2d>
 800a8ae:	a364      	add	r3, pc, #400	; (adr r3, 800aa40 <_dtoa_r+0x2e0>)
 800a8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b4:	f7f5 fed8 	bl	8000668 <__aeabi_dmul>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	460b      	mov	r3, r1
 800a8bc:	4630      	mov	r0, r6
 800a8be:	4639      	mov	r1, r7
 800a8c0:	f7f5 fd1c 	bl	80002fc <__adddf3>
 800a8c4:	4606      	mov	r6, r0
 800a8c6:	460f      	mov	r7, r1
 800a8c8:	f7f6 f97e 	bl	8000bc8 <__aeabi_d2iz>
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	4683      	mov	fp, r0
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	4630      	mov	r0, r6
 800a8d4:	4639      	mov	r1, r7
 800a8d6:	f7f6 f939 	bl	8000b4c <__aeabi_dcmplt>
 800a8da:	b148      	cbz	r0, 800a8f0 <_dtoa_r+0x190>
 800a8dc:	4658      	mov	r0, fp
 800a8de:	f7f5 fe59 	bl	8000594 <__aeabi_i2d>
 800a8e2:	4632      	mov	r2, r6
 800a8e4:	463b      	mov	r3, r7
 800a8e6:	f7f6 f927 	bl	8000b38 <__aeabi_dcmpeq>
 800a8ea:	b908      	cbnz	r0, 800a8f0 <_dtoa_r+0x190>
 800a8ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a8f0:	f1bb 0f16 	cmp.w	fp, #22
 800a8f4:	d857      	bhi.n	800a9a6 <_dtoa_r+0x246>
 800a8f6:	4b5b      	ldr	r3, [pc, #364]	; (800aa64 <_dtoa_r+0x304>)
 800a8f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a900:	ec51 0b18 	vmov	r0, r1, d8
 800a904:	f7f6 f922 	bl	8000b4c <__aeabi_dcmplt>
 800a908:	2800      	cmp	r0, #0
 800a90a:	d04e      	beq.n	800a9aa <_dtoa_r+0x24a>
 800a90c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a910:	2300      	movs	r3, #0
 800a912:	930c      	str	r3, [sp, #48]	; 0x30
 800a914:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a916:	1b5b      	subs	r3, r3, r5
 800a918:	1e5a      	subs	r2, r3, #1
 800a91a:	bf45      	ittet	mi
 800a91c:	f1c3 0301 	rsbmi	r3, r3, #1
 800a920:	9305      	strmi	r3, [sp, #20]
 800a922:	2300      	movpl	r3, #0
 800a924:	2300      	movmi	r3, #0
 800a926:	9206      	str	r2, [sp, #24]
 800a928:	bf54      	ite	pl
 800a92a:	9305      	strpl	r3, [sp, #20]
 800a92c:	9306      	strmi	r3, [sp, #24]
 800a92e:	f1bb 0f00 	cmp.w	fp, #0
 800a932:	db3c      	blt.n	800a9ae <_dtoa_r+0x24e>
 800a934:	9b06      	ldr	r3, [sp, #24]
 800a936:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a93a:	445b      	add	r3, fp
 800a93c:	9306      	str	r3, [sp, #24]
 800a93e:	2300      	movs	r3, #0
 800a940:	9308      	str	r3, [sp, #32]
 800a942:	9b07      	ldr	r3, [sp, #28]
 800a944:	2b09      	cmp	r3, #9
 800a946:	d868      	bhi.n	800aa1a <_dtoa_r+0x2ba>
 800a948:	2b05      	cmp	r3, #5
 800a94a:	bfc4      	itt	gt
 800a94c:	3b04      	subgt	r3, #4
 800a94e:	9307      	strgt	r3, [sp, #28]
 800a950:	9b07      	ldr	r3, [sp, #28]
 800a952:	f1a3 0302 	sub.w	r3, r3, #2
 800a956:	bfcc      	ite	gt
 800a958:	2500      	movgt	r5, #0
 800a95a:	2501      	movle	r5, #1
 800a95c:	2b03      	cmp	r3, #3
 800a95e:	f200 8085 	bhi.w	800aa6c <_dtoa_r+0x30c>
 800a962:	e8df f003 	tbb	[pc, r3]
 800a966:	3b2e      	.short	0x3b2e
 800a968:	5839      	.short	0x5839
 800a96a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a96e:	441d      	add	r5, r3
 800a970:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a974:	2b20      	cmp	r3, #32
 800a976:	bfc1      	itttt	gt
 800a978:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a97c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a980:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a984:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a988:	bfd6      	itet	le
 800a98a:	f1c3 0320 	rsble	r3, r3, #32
 800a98e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a992:	fa06 f003 	lslle.w	r0, r6, r3
 800a996:	f7f5 fded 	bl	8000574 <__aeabi_ui2d>
 800a99a:	2201      	movs	r2, #1
 800a99c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a9a0:	3d01      	subs	r5, #1
 800a9a2:	920e      	str	r2, [sp, #56]	; 0x38
 800a9a4:	e76f      	b.n	800a886 <_dtoa_r+0x126>
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	e7b3      	b.n	800a912 <_dtoa_r+0x1b2>
 800a9aa:	900c      	str	r0, [sp, #48]	; 0x30
 800a9ac:	e7b2      	b.n	800a914 <_dtoa_r+0x1b4>
 800a9ae:	9b05      	ldr	r3, [sp, #20]
 800a9b0:	eba3 030b 	sub.w	r3, r3, fp
 800a9b4:	9305      	str	r3, [sp, #20]
 800a9b6:	f1cb 0300 	rsb	r3, fp, #0
 800a9ba:	9308      	str	r3, [sp, #32]
 800a9bc:	2300      	movs	r3, #0
 800a9be:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9c0:	e7bf      	b.n	800a942 <_dtoa_r+0x1e2>
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	dc52      	bgt.n	800aa72 <_dtoa_r+0x312>
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	9301      	str	r3, [sp, #4]
 800a9d0:	9304      	str	r3, [sp, #16]
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	920a      	str	r2, [sp, #40]	; 0x28
 800a9d6:	e00b      	b.n	800a9f0 <_dtoa_r+0x290>
 800a9d8:	2301      	movs	r3, #1
 800a9da:	e7f3      	b.n	800a9c4 <_dtoa_r+0x264>
 800a9dc:	2300      	movs	r3, #0
 800a9de:	9309      	str	r3, [sp, #36]	; 0x24
 800a9e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9e2:	445b      	add	r3, fp
 800a9e4:	9301      	str	r3, [sp, #4]
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	2b01      	cmp	r3, #1
 800a9ea:	9304      	str	r3, [sp, #16]
 800a9ec:	bfb8      	it	lt
 800a9ee:	2301      	movlt	r3, #1
 800a9f0:	69e0      	ldr	r0, [r4, #28]
 800a9f2:	2100      	movs	r1, #0
 800a9f4:	2204      	movs	r2, #4
 800a9f6:	f102 0614 	add.w	r6, r2, #20
 800a9fa:	429e      	cmp	r6, r3
 800a9fc:	d93d      	bls.n	800aa7a <_dtoa_r+0x31a>
 800a9fe:	6041      	str	r1, [r0, #4]
 800aa00:	4620      	mov	r0, r4
 800aa02:	f000 fd9f 	bl	800b544 <_Balloc>
 800aa06:	9000      	str	r0, [sp, #0]
 800aa08:	2800      	cmp	r0, #0
 800aa0a:	d139      	bne.n	800aa80 <_dtoa_r+0x320>
 800aa0c:	4b16      	ldr	r3, [pc, #88]	; (800aa68 <_dtoa_r+0x308>)
 800aa0e:	4602      	mov	r2, r0
 800aa10:	f240 11af 	movw	r1, #431	; 0x1af
 800aa14:	e6bd      	b.n	800a792 <_dtoa_r+0x32>
 800aa16:	2301      	movs	r3, #1
 800aa18:	e7e1      	b.n	800a9de <_dtoa_r+0x27e>
 800aa1a:	2501      	movs	r5, #1
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	9307      	str	r3, [sp, #28]
 800aa20:	9509      	str	r5, [sp, #36]	; 0x24
 800aa22:	f04f 33ff 	mov.w	r3, #4294967295
 800aa26:	9301      	str	r3, [sp, #4]
 800aa28:	9304      	str	r3, [sp, #16]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	2312      	movs	r3, #18
 800aa2e:	e7d1      	b.n	800a9d4 <_dtoa_r+0x274>
 800aa30:	636f4361 	.word	0x636f4361
 800aa34:	3fd287a7 	.word	0x3fd287a7
 800aa38:	8b60c8b3 	.word	0x8b60c8b3
 800aa3c:	3fc68a28 	.word	0x3fc68a28
 800aa40:	509f79fb 	.word	0x509f79fb
 800aa44:	3fd34413 	.word	0x3fd34413
 800aa48:	0800c911 	.word	0x0800c911
 800aa4c:	0800c9cb 	.word	0x0800c9cb
 800aa50:	7ff00000 	.word	0x7ff00000
 800aa54:	0800c9c7 	.word	0x0800c9c7
 800aa58:	0800c9be 	.word	0x0800c9be
 800aa5c:	0800c8ee 	.word	0x0800c8ee
 800aa60:	3ff80000 	.word	0x3ff80000
 800aa64:	0800cab8 	.word	0x0800cab8
 800aa68:	0800ca23 	.word	0x0800ca23
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa70:	e7d7      	b.n	800aa22 <_dtoa_r+0x2c2>
 800aa72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa74:	9301      	str	r3, [sp, #4]
 800aa76:	9304      	str	r3, [sp, #16]
 800aa78:	e7ba      	b.n	800a9f0 <_dtoa_r+0x290>
 800aa7a:	3101      	adds	r1, #1
 800aa7c:	0052      	lsls	r2, r2, #1
 800aa7e:	e7ba      	b.n	800a9f6 <_dtoa_r+0x296>
 800aa80:	69e3      	ldr	r3, [r4, #28]
 800aa82:	9a00      	ldr	r2, [sp, #0]
 800aa84:	601a      	str	r2, [r3, #0]
 800aa86:	9b04      	ldr	r3, [sp, #16]
 800aa88:	2b0e      	cmp	r3, #14
 800aa8a:	f200 80a8 	bhi.w	800abde <_dtoa_r+0x47e>
 800aa8e:	2d00      	cmp	r5, #0
 800aa90:	f000 80a5 	beq.w	800abde <_dtoa_r+0x47e>
 800aa94:	f1bb 0f00 	cmp.w	fp, #0
 800aa98:	dd38      	ble.n	800ab0c <_dtoa_r+0x3ac>
 800aa9a:	4bc0      	ldr	r3, [pc, #768]	; (800ad9c <_dtoa_r+0x63c>)
 800aa9c:	f00b 020f 	and.w	r2, fp, #15
 800aaa0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aaa4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800aaa8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800aaac:	ea4f 182b 	mov.w	r8, fp, asr #4
 800aab0:	d019      	beq.n	800aae6 <_dtoa_r+0x386>
 800aab2:	4bbb      	ldr	r3, [pc, #748]	; (800ada0 <_dtoa_r+0x640>)
 800aab4:	ec51 0b18 	vmov	r0, r1, d8
 800aab8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aabc:	f7f5 fefe 	bl	80008bc <__aeabi_ddiv>
 800aac0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aac4:	f008 080f 	and.w	r8, r8, #15
 800aac8:	2503      	movs	r5, #3
 800aaca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ada0 <_dtoa_r+0x640>
 800aace:	f1b8 0f00 	cmp.w	r8, #0
 800aad2:	d10a      	bne.n	800aaea <_dtoa_r+0x38a>
 800aad4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aad8:	4632      	mov	r2, r6
 800aada:	463b      	mov	r3, r7
 800aadc:	f7f5 feee 	bl	80008bc <__aeabi_ddiv>
 800aae0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aae4:	e02b      	b.n	800ab3e <_dtoa_r+0x3de>
 800aae6:	2502      	movs	r5, #2
 800aae8:	e7ef      	b.n	800aaca <_dtoa_r+0x36a>
 800aaea:	f018 0f01 	tst.w	r8, #1
 800aaee:	d008      	beq.n	800ab02 <_dtoa_r+0x3a2>
 800aaf0:	4630      	mov	r0, r6
 800aaf2:	4639      	mov	r1, r7
 800aaf4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800aaf8:	f7f5 fdb6 	bl	8000668 <__aeabi_dmul>
 800aafc:	3501      	adds	r5, #1
 800aafe:	4606      	mov	r6, r0
 800ab00:	460f      	mov	r7, r1
 800ab02:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ab06:	f109 0908 	add.w	r9, r9, #8
 800ab0a:	e7e0      	b.n	800aace <_dtoa_r+0x36e>
 800ab0c:	f000 809f 	beq.w	800ac4e <_dtoa_r+0x4ee>
 800ab10:	f1cb 0600 	rsb	r6, fp, #0
 800ab14:	4ba1      	ldr	r3, [pc, #644]	; (800ad9c <_dtoa_r+0x63c>)
 800ab16:	4fa2      	ldr	r7, [pc, #648]	; (800ada0 <_dtoa_r+0x640>)
 800ab18:	f006 020f 	and.w	r2, r6, #15
 800ab1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab24:	ec51 0b18 	vmov	r0, r1, d8
 800ab28:	f7f5 fd9e 	bl	8000668 <__aeabi_dmul>
 800ab2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab30:	1136      	asrs	r6, r6, #4
 800ab32:	2300      	movs	r3, #0
 800ab34:	2502      	movs	r5, #2
 800ab36:	2e00      	cmp	r6, #0
 800ab38:	d17e      	bne.n	800ac38 <_dtoa_r+0x4d8>
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d1d0      	bne.n	800aae0 <_dtoa_r+0x380>
 800ab3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab40:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	f000 8084 	beq.w	800ac52 <_dtoa_r+0x4f2>
 800ab4a:	4b96      	ldr	r3, [pc, #600]	; (800ada4 <_dtoa_r+0x644>)
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	4640      	mov	r0, r8
 800ab50:	4649      	mov	r1, r9
 800ab52:	f7f5 fffb 	bl	8000b4c <__aeabi_dcmplt>
 800ab56:	2800      	cmp	r0, #0
 800ab58:	d07b      	beq.n	800ac52 <_dtoa_r+0x4f2>
 800ab5a:	9b04      	ldr	r3, [sp, #16]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d078      	beq.n	800ac52 <_dtoa_r+0x4f2>
 800ab60:	9b01      	ldr	r3, [sp, #4]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	dd39      	ble.n	800abda <_dtoa_r+0x47a>
 800ab66:	4b90      	ldr	r3, [pc, #576]	; (800ada8 <_dtoa_r+0x648>)
 800ab68:	2200      	movs	r2, #0
 800ab6a:	4640      	mov	r0, r8
 800ab6c:	4649      	mov	r1, r9
 800ab6e:	f7f5 fd7b 	bl	8000668 <__aeabi_dmul>
 800ab72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ab76:	9e01      	ldr	r6, [sp, #4]
 800ab78:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ab7c:	3501      	adds	r5, #1
 800ab7e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ab82:	4628      	mov	r0, r5
 800ab84:	f7f5 fd06 	bl	8000594 <__aeabi_i2d>
 800ab88:	4642      	mov	r2, r8
 800ab8a:	464b      	mov	r3, r9
 800ab8c:	f7f5 fd6c 	bl	8000668 <__aeabi_dmul>
 800ab90:	4b86      	ldr	r3, [pc, #536]	; (800adac <_dtoa_r+0x64c>)
 800ab92:	2200      	movs	r2, #0
 800ab94:	f7f5 fbb2 	bl	80002fc <__adddf3>
 800ab98:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ab9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aba0:	9303      	str	r3, [sp, #12]
 800aba2:	2e00      	cmp	r6, #0
 800aba4:	d158      	bne.n	800ac58 <_dtoa_r+0x4f8>
 800aba6:	4b82      	ldr	r3, [pc, #520]	; (800adb0 <_dtoa_r+0x650>)
 800aba8:	2200      	movs	r2, #0
 800abaa:	4640      	mov	r0, r8
 800abac:	4649      	mov	r1, r9
 800abae:	f7f5 fba3 	bl	80002f8 <__aeabi_dsub>
 800abb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800abb6:	4680      	mov	r8, r0
 800abb8:	4689      	mov	r9, r1
 800abba:	f7f5 ffe5 	bl	8000b88 <__aeabi_dcmpgt>
 800abbe:	2800      	cmp	r0, #0
 800abc0:	f040 8296 	bne.w	800b0f0 <_dtoa_r+0x990>
 800abc4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800abc8:	4640      	mov	r0, r8
 800abca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800abce:	4649      	mov	r1, r9
 800abd0:	f7f5 ffbc 	bl	8000b4c <__aeabi_dcmplt>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	f040 8289 	bne.w	800b0ec <_dtoa_r+0x98c>
 800abda:	ed8d 8b02 	vstr	d8, [sp, #8]
 800abde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	f2c0 814e 	blt.w	800ae82 <_dtoa_r+0x722>
 800abe6:	f1bb 0f0e 	cmp.w	fp, #14
 800abea:	f300 814a 	bgt.w	800ae82 <_dtoa_r+0x722>
 800abee:	4b6b      	ldr	r3, [pc, #428]	; (800ad9c <_dtoa_r+0x63c>)
 800abf0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800abf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800abf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	f280 80dc 	bge.w	800adb8 <_dtoa_r+0x658>
 800ac00:	9b04      	ldr	r3, [sp, #16]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	f300 80d8 	bgt.w	800adb8 <_dtoa_r+0x658>
 800ac08:	f040 826f 	bne.w	800b0ea <_dtoa_r+0x98a>
 800ac0c:	4b68      	ldr	r3, [pc, #416]	; (800adb0 <_dtoa_r+0x650>)
 800ac0e:	2200      	movs	r2, #0
 800ac10:	4640      	mov	r0, r8
 800ac12:	4649      	mov	r1, r9
 800ac14:	f7f5 fd28 	bl	8000668 <__aeabi_dmul>
 800ac18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac1c:	f7f5 ffaa 	bl	8000b74 <__aeabi_dcmpge>
 800ac20:	9e04      	ldr	r6, [sp, #16]
 800ac22:	4637      	mov	r7, r6
 800ac24:	2800      	cmp	r0, #0
 800ac26:	f040 8245 	bne.w	800b0b4 <_dtoa_r+0x954>
 800ac2a:	9d00      	ldr	r5, [sp, #0]
 800ac2c:	2331      	movs	r3, #49	; 0x31
 800ac2e:	f805 3b01 	strb.w	r3, [r5], #1
 800ac32:	f10b 0b01 	add.w	fp, fp, #1
 800ac36:	e241      	b.n	800b0bc <_dtoa_r+0x95c>
 800ac38:	07f2      	lsls	r2, r6, #31
 800ac3a:	d505      	bpl.n	800ac48 <_dtoa_r+0x4e8>
 800ac3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac40:	f7f5 fd12 	bl	8000668 <__aeabi_dmul>
 800ac44:	3501      	adds	r5, #1
 800ac46:	2301      	movs	r3, #1
 800ac48:	1076      	asrs	r6, r6, #1
 800ac4a:	3708      	adds	r7, #8
 800ac4c:	e773      	b.n	800ab36 <_dtoa_r+0x3d6>
 800ac4e:	2502      	movs	r5, #2
 800ac50:	e775      	b.n	800ab3e <_dtoa_r+0x3de>
 800ac52:	9e04      	ldr	r6, [sp, #16]
 800ac54:	465f      	mov	r7, fp
 800ac56:	e792      	b.n	800ab7e <_dtoa_r+0x41e>
 800ac58:	9900      	ldr	r1, [sp, #0]
 800ac5a:	4b50      	ldr	r3, [pc, #320]	; (800ad9c <_dtoa_r+0x63c>)
 800ac5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac60:	4431      	add	r1, r6
 800ac62:	9102      	str	r1, [sp, #8]
 800ac64:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac66:	eeb0 9a47 	vmov.f32	s18, s14
 800ac6a:	eef0 9a67 	vmov.f32	s19, s15
 800ac6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ac72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac76:	2900      	cmp	r1, #0
 800ac78:	d044      	beq.n	800ad04 <_dtoa_r+0x5a4>
 800ac7a:	494e      	ldr	r1, [pc, #312]	; (800adb4 <_dtoa_r+0x654>)
 800ac7c:	2000      	movs	r0, #0
 800ac7e:	f7f5 fe1d 	bl	80008bc <__aeabi_ddiv>
 800ac82:	ec53 2b19 	vmov	r2, r3, d9
 800ac86:	f7f5 fb37 	bl	80002f8 <__aeabi_dsub>
 800ac8a:	9d00      	ldr	r5, [sp, #0]
 800ac8c:	ec41 0b19 	vmov	d9, r0, r1
 800ac90:	4649      	mov	r1, r9
 800ac92:	4640      	mov	r0, r8
 800ac94:	f7f5 ff98 	bl	8000bc8 <__aeabi_d2iz>
 800ac98:	4606      	mov	r6, r0
 800ac9a:	f7f5 fc7b 	bl	8000594 <__aeabi_i2d>
 800ac9e:	4602      	mov	r2, r0
 800aca0:	460b      	mov	r3, r1
 800aca2:	4640      	mov	r0, r8
 800aca4:	4649      	mov	r1, r9
 800aca6:	f7f5 fb27 	bl	80002f8 <__aeabi_dsub>
 800acaa:	3630      	adds	r6, #48	; 0x30
 800acac:	f805 6b01 	strb.w	r6, [r5], #1
 800acb0:	ec53 2b19 	vmov	r2, r3, d9
 800acb4:	4680      	mov	r8, r0
 800acb6:	4689      	mov	r9, r1
 800acb8:	f7f5 ff48 	bl	8000b4c <__aeabi_dcmplt>
 800acbc:	2800      	cmp	r0, #0
 800acbe:	d164      	bne.n	800ad8a <_dtoa_r+0x62a>
 800acc0:	4642      	mov	r2, r8
 800acc2:	464b      	mov	r3, r9
 800acc4:	4937      	ldr	r1, [pc, #220]	; (800ada4 <_dtoa_r+0x644>)
 800acc6:	2000      	movs	r0, #0
 800acc8:	f7f5 fb16 	bl	80002f8 <__aeabi_dsub>
 800accc:	ec53 2b19 	vmov	r2, r3, d9
 800acd0:	f7f5 ff3c 	bl	8000b4c <__aeabi_dcmplt>
 800acd4:	2800      	cmp	r0, #0
 800acd6:	f040 80b6 	bne.w	800ae46 <_dtoa_r+0x6e6>
 800acda:	9b02      	ldr	r3, [sp, #8]
 800acdc:	429d      	cmp	r5, r3
 800acde:	f43f af7c 	beq.w	800abda <_dtoa_r+0x47a>
 800ace2:	4b31      	ldr	r3, [pc, #196]	; (800ada8 <_dtoa_r+0x648>)
 800ace4:	ec51 0b19 	vmov	r0, r1, d9
 800ace8:	2200      	movs	r2, #0
 800acea:	f7f5 fcbd 	bl	8000668 <__aeabi_dmul>
 800acee:	4b2e      	ldr	r3, [pc, #184]	; (800ada8 <_dtoa_r+0x648>)
 800acf0:	ec41 0b19 	vmov	d9, r0, r1
 800acf4:	2200      	movs	r2, #0
 800acf6:	4640      	mov	r0, r8
 800acf8:	4649      	mov	r1, r9
 800acfa:	f7f5 fcb5 	bl	8000668 <__aeabi_dmul>
 800acfe:	4680      	mov	r8, r0
 800ad00:	4689      	mov	r9, r1
 800ad02:	e7c5      	b.n	800ac90 <_dtoa_r+0x530>
 800ad04:	ec51 0b17 	vmov	r0, r1, d7
 800ad08:	f7f5 fcae 	bl	8000668 <__aeabi_dmul>
 800ad0c:	9b02      	ldr	r3, [sp, #8]
 800ad0e:	9d00      	ldr	r5, [sp, #0]
 800ad10:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad12:	ec41 0b19 	vmov	d9, r0, r1
 800ad16:	4649      	mov	r1, r9
 800ad18:	4640      	mov	r0, r8
 800ad1a:	f7f5 ff55 	bl	8000bc8 <__aeabi_d2iz>
 800ad1e:	4606      	mov	r6, r0
 800ad20:	f7f5 fc38 	bl	8000594 <__aeabi_i2d>
 800ad24:	3630      	adds	r6, #48	; 0x30
 800ad26:	4602      	mov	r2, r0
 800ad28:	460b      	mov	r3, r1
 800ad2a:	4640      	mov	r0, r8
 800ad2c:	4649      	mov	r1, r9
 800ad2e:	f7f5 fae3 	bl	80002f8 <__aeabi_dsub>
 800ad32:	f805 6b01 	strb.w	r6, [r5], #1
 800ad36:	9b02      	ldr	r3, [sp, #8]
 800ad38:	429d      	cmp	r5, r3
 800ad3a:	4680      	mov	r8, r0
 800ad3c:	4689      	mov	r9, r1
 800ad3e:	f04f 0200 	mov.w	r2, #0
 800ad42:	d124      	bne.n	800ad8e <_dtoa_r+0x62e>
 800ad44:	4b1b      	ldr	r3, [pc, #108]	; (800adb4 <_dtoa_r+0x654>)
 800ad46:	ec51 0b19 	vmov	r0, r1, d9
 800ad4a:	f7f5 fad7 	bl	80002fc <__adddf3>
 800ad4e:	4602      	mov	r2, r0
 800ad50:	460b      	mov	r3, r1
 800ad52:	4640      	mov	r0, r8
 800ad54:	4649      	mov	r1, r9
 800ad56:	f7f5 ff17 	bl	8000b88 <__aeabi_dcmpgt>
 800ad5a:	2800      	cmp	r0, #0
 800ad5c:	d173      	bne.n	800ae46 <_dtoa_r+0x6e6>
 800ad5e:	ec53 2b19 	vmov	r2, r3, d9
 800ad62:	4914      	ldr	r1, [pc, #80]	; (800adb4 <_dtoa_r+0x654>)
 800ad64:	2000      	movs	r0, #0
 800ad66:	f7f5 fac7 	bl	80002f8 <__aeabi_dsub>
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	460b      	mov	r3, r1
 800ad6e:	4640      	mov	r0, r8
 800ad70:	4649      	mov	r1, r9
 800ad72:	f7f5 feeb 	bl	8000b4c <__aeabi_dcmplt>
 800ad76:	2800      	cmp	r0, #0
 800ad78:	f43f af2f 	beq.w	800abda <_dtoa_r+0x47a>
 800ad7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ad7e:	1e6b      	subs	r3, r5, #1
 800ad80:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ad86:	2b30      	cmp	r3, #48	; 0x30
 800ad88:	d0f8      	beq.n	800ad7c <_dtoa_r+0x61c>
 800ad8a:	46bb      	mov	fp, r7
 800ad8c:	e04a      	b.n	800ae24 <_dtoa_r+0x6c4>
 800ad8e:	4b06      	ldr	r3, [pc, #24]	; (800ada8 <_dtoa_r+0x648>)
 800ad90:	f7f5 fc6a 	bl	8000668 <__aeabi_dmul>
 800ad94:	4680      	mov	r8, r0
 800ad96:	4689      	mov	r9, r1
 800ad98:	e7bd      	b.n	800ad16 <_dtoa_r+0x5b6>
 800ad9a:	bf00      	nop
 800ad9c:	0800cab8 	.word	0x0800cab8
 800ada0:	0800ca90 	.word	0x0800ca90
 800ada4:	3ff00000 	.word	0x3ff00000
 800ada8:	40240000 	.word	0x40240000
 800adac:	401c0000 	.word	0x401c0000
 800adb0:	40140000 	.word	0x40140000
 800adb4:	3fe00000 	.word	0x3fe00000
 800adb8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800adbc:	9d00      	ldr	r5, [sp, #0]
 800adbe:	4642      	mov	r2, r8
 800adc0:	464b      	mov	r3, r9
 800adc2:	4630      	mov	r0, r6
 800adc4:	4639      	mov	r1, r7
 800adc6:	f7f5 fd79 	bl	80008bc <__aeabi_ddiv>
 800adca:	f7f5 fefd 	bl	8000bc8 <__aeabi_d2iz>
 800adce:	9001      	str	r0, [sp, #4]
 800add0:	f7f5 fbe0 	bl	8000594 <__aeabi_i2d>
 800add4:	4642      	mov	r2, r8
 800add6:	464b      	mov	r3, r9
 800add8:	f7f5 fc46 	bl	8000668 <__aeabi_dmul>
 800addc:	4602      	mov	r2, r0
 800adde:	460b      	mov	r3, r1
 800ade0:	4630      	mov	r0, r6
 800ade2:	4639      	mov	r1, r7
 800ade4:	f7f5 fa88 	bl	80002f8 <__aeabi_dsub>
 800ade8:	9e01      	ldr	r6, [sp, #4]
 800adea:	9f04      	ldr	r7, [sp, #16]
 800adec:	3630      	adds	r6, #48	; 0x30
 800adee:	f805 6b01 	strb.w	r6, [r5], #1
 800adf2:	9e00      	ldr	r6, [sp, #0]
 800adf4:	1bae      	subs	r6, r5, r6
 800adf6:	42b7      	cmp	r7, r6
 800adf8:	4602      	mov	r2, r0
 800adfa:	460b      	mov	r3, r1
 800adfc:	d134      	bne.n	800ae68 <_dtoa_r+0x708>
 800adfe:	f7f5 fa7d 	bl	80002fc <__adddf3>
 800ae02:	4642      	mov	r2, r8
 800ae04:	464b      	mov	r3, r9
 800ae06:	4606      	mov	r6, r0
 800ae08:	460f      	mov	r7, r1
 800ae0a:	f7f5 febd 	bl	8000b88 <__aeabi_dcmpgt>
 800ae0e:	b9c8      	cbnz	r0, 800ae44 <_dtoa_r+0x6e4>
 800ae10:	4642      	mov	r2, r8
 800ae12:	464b      	mov	r3, r9
 800ae14:	4630      	mov	r0, r6
 800ae16:	4639      	mov	r1, r7
 800ae18:	f7f5 fe8e 	bl	8000b38 <__aeabi_dcmpeq>
 800ae1c:	b110      	cbz	r0, 800ae24 <_dtoa_r+0x6c4>
 800ae1e:	9b01      	ldr	r3, [sp, #4]
 800ae20:	07db      	lsls	r3, r3, #31
 800ae22:	d40f      	bmi.n	800ae44 <_dtoa_r+0x6e4>
 800ae24:	4651      	mov	r1, sl
 800ae26:	4620      	mov	r0, r4
 800ae28:	f000 fbcc 	bl	800b5c4 <_Bfree>
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae30:	702b      	strb	r3, [r5, #0]
 800ae32:	f10b 0301 	add.w	r3, fp, #1
 800ae36:	6013      	str	r3, [r2, #0]
 800ae38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	f43f ace2 	beq.w	800a804 <_dtoa_r+0xa4>
 800ae40:	601d      	str	r5, [r3, #0]
 800ae42:	e4df      	b.n	800a804 <_dtoa_r+0xa4>
 800ae44:	465f      	mov	r7, fp
 800ae46:	462b      	mov	r3, r5
 800ae48:	461d      	mov	r5, r3
 800ae4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae4e:	2a39      	cmp	r2, #57	; 0x39
 800ae50:	d106      	bne.n	800ae60 <_dtoa_r+0x700>
 800ae52:	9a00      	ldr	r2, [sp, #0]
 800ae54:	429a      	cmp	r2, r3
 800ae56:	d1f7      	bne.n	800ae48 <_dtoa_r+0x6e8>
 800ae58:	9900      	ldr	r1, [sp, #0]
 800ae5a:	2230      	movs	r2, #48	; 0x30
 800ae5c:	3701      	adds	r7, #1
 800ae5e:	700a      	strb	r2, [r1, #0]
 800ae60:	781a      	ldrb	r2, [r3, #0]
 800ae62:	3201      	adds	r2, #1
 800ae64:	701a      	strb	r2, [r3, #0]
 800ae66:	e790      	b.n	800ad8a <_dtoa_r+0x62a>
 800ae68:	4ba3      	ldr	r3, [pc, #652]	; (800b0f8 <_dtoa_r+0x998>)
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	f7f5 fbfc 	bl	8000668 <__aeabi_dmul>
 800ae70:	2200      	movs	r2, #0
 800ae72:	2300      	movs	r3, #0
 800ae74:	4606      	mov	r6, r0
 800ae76:	460f      	mov	r7, r1
 800ae78:	f7f5 fe5e 	bl	8000b38 <__aeabi_dcmpeq>
 800ae7c:	2800      	cmp	r0, #0
 800ae7e:	d09e      	beq.n	800adbe <_dtoa_r+0x65e>
 800ae80:	e7d0      	b.n	800ae24 <_dtoa_r+0x6c4>
 800ae82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae84:	2a00      	cmp	r2, #0
 800ae86:	f000 80ca 	beq.w	800b01e <_dtoa_r+0x8be>
 800ae8a:	9a07      	ldr	r2, [sp, #28]
 800ae8c:	2a01      	cmp	r2, #1
 800ae8e:	f300 80ad 	bgt.w	800afec <_dtoa_r+0x88c>
 800ae92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae94:	2a00      	cmp	r2, #0
 800ae96:	f000 80a5 	beq.w	800afe4 <_dtoa_r+0x884>
 800ae9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ae9e:	9e08      	ldr	r6, [sp, #32]
 800aea0:	9d05      	ldr	r5, [sp, #20]
 800aea2:	9a05      	ldr	r2, [sp, #20]
 800aea4:	441a      	add	r2, r3
 800aea6:	9205      	str	r2, [sp, #20]
 800aea8:	9a06      	ldr	r2, [sp, #24]
 800aeaa:	2101      	movs	r1, #1
 800aeac:	441a      	add	r2, r3
 800aeae:	4620      	mov	r0, r4
 800aeb0:	9206      	str	r2, [sp, #24]
 800aeb2:	f000 fc3d 	bl	800b730 <__i2b>
 800aeb6:	4607      	mov	r7, r0
 800aeb8:	b165      	cbz	r5, 800aed4 <_dtoa_r+0x774>
 800aeba:	9b06      	ldr	r3, [sp, #24]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	dd09      	ble.n	800aed4 <_dtoa_r+0x774>
 800aec0:	42ab      	cmp	r3, r5
 800aec2:	9a05      	ldr	r2, [sp, #20]
 800aec4:	bfa8      	it	ge
 800aec6:	462b      	movge	r3, r5
 800aec8:	1ad2      	subs	r2, r2, r3
 800aeca:	9205      	str	r2, [sp, #20]
 800aecc:	9a06      	ldr	r2, [sp, #24]
 800aece:	1aed      	subs	r5, r5, r3
 800aed0:	1ad3      	subs	r3, r2, r3
 800aed2:	9306      	str	r3, [sp, #24]
 800aed4:	9b08      	ldr	r3, [sp, #32]
 800aed6:	b1f3      	cbz	r3, 800af16 <_dtoa_r+0x7b6>
 800aed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	f000 80a3 	beq.w	800b026 <_dtoa_r+0x8c6>
 800aee0:	2e00      	cmp	r6, #0
 800aee2:	dd10      	ble.n	800af06 <_dtoa_r+0x7a6>
 800aee4:	4639      	mov	r1, r7
 800aee6:	4632      	mov	r2, r6
 800aee8:	4620      	mov	r0, r4
 800aeea:	f000 fce1 	bl	800b8b0 <__pow5mult>
 800aeee:	4652      	mov	r2, sl
 800aef0:	4601      	mov	r1, r0
 800aef2:	4607      	mov	r7, r0
 800aef4:	4620      	mov	r0, r4
 800aef6:	f000 fc31 	bl	800b75c <__multiply>
 800aefa:	4651      	mov	r1, sl
 800aefc:	4680      	mov	r8, r0
 800aefe:	4620      	mov	r0, r4
 800af00:	f000 fb60 	bl	800b5c4 <_Bfree>
 800af04:	46c2      	mov	sl, r8
 800af06:	9b08      	ldr	r3, [sp, #32]
 800af08:	1b9a      	subs	r2, r3, r6
 800af0a:	d004      	beq.n	800af16 <_dtoa_r+0x7b6>
 800af0c:	4651      	mov	r1, sl
 800af0e:	4620      	mov	r0, r4
 800af10:	f000 fcce 	bl	800b8b0 <__pow5mult>
 800af14:	4682      	mov	sl, r0
 800af16:	2101      	movs	r1, #1
 800af18:	4620      	mov	r0, r4
 800af1a:	f000 fc09 	bl	800b730 <__i2b>
 800af1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af20:	2b00      	cmp	r3, #0
 800af22:	4606      	mov	r6, r0
 800af24:	f340 8081 	ble.w	800b02a <_dtoa_r+0x8ca>
 800af28:	461a      	mov	r2, r3
 800af2a:	4601      	mov	r1, r0
 800af2c:	4620      	mov	r0, r4
 800af2e:	f000 fcbf 	bl	800b8b0 <__pow5mult>
 800af32:	9b07      	ldr	r3, [sp, #28]
 800af34:	2b01      	cmp	r3, #1
 800af36:	4606      	mov	r6, r0
 800af38:	dd7a      	ble.n	800b030 <_dtoa_r+0x8d0>
 800af3a:	f04f 0800 	mov.w	r8, #0
 800af3e:	6933      	ldr	r3, [r6, #16]
 800af40:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800af44:	6918      	ldr	r0, [r3, #16]
 800af46:	f000 fba5 	bl	800b694 <__hi0bits>
 800af4a:	f1c0 0020 	rsb	r0, r0, #32
 800af4e:	9b06      	ldr	r3, [sp, #24]
 800af50:	4418      	add	r0, r3
 800af52:	f010 001f 	ands.w	r0, r0, #31
 800af56:	f000 8094 	beq.w	800b082 <_dtoa_r+0x922>
 800af5a:	f1c0 0320 	rsb	r3, r0, #32
 800af5e:	2b04      	cmp	r3, #4
 800af60:	f340 8085 	ble.w	800b06e <_dtoa_r+0x90e>
 800af64:	9b05      	ldr	r3, [sp, #20]
 800af66:	f1c0 001c 	rsb	r0, r0, #28
 800af6a:	4403      	add	r3, r0
 800af6c:	9305      	str	r3, [sp, #20]
 800af6e:	9b06      	ldr	r3, [sp, #24]
 800af70:	4403      	add	r3, r0
 800af72:	4405      	add	r5, r0
 800af74:	9306      	str	r3, [sp, #24]
 800af76:	9b05      	ldr	r3, [sp, #20]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	dd05      	ble.n	800af88 <_dtoa_r+0x828>
 800af7c:	4651      	mov	r1, sl
 800af7e:	461a      	mov	r2, r3
 800af80:	4620      	mov	r0, r4
 800af82:	f000 fcef 	bl	800b964 <__lshift>
 800af86:	4682      	mov	sl, r0
 800af88:	9b06      	ldr	r3, [sp, #24]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	dd05      	ble.n	800af9a <_dtoa_r+0x83a>
 800af8e:	4631      	mov	r1, r6
 800af90:	461a      	mov	r2, r3
 800af92:	4620      	mov	r0, r4
 800af94:	f000 fce6 	bl	800b964 <__lshift>
 800af98:	4606      	mov	r6, r0
 800af9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d072      	beq.n	800b086 <_dtoa_r+0x926>
 800afa0:	4631      	mov	r1, r6
 800afa2:	4650      	mov	r0, sl
 800afa4:	f000 fd4a 	bl	800ba3c <__mcmp>
 800afa8:	2800      	cmp	r0, #0
 800afaa:	da6c      	bge.n	800b086 <_dtoa_r+0x926>
 800afac:	2300      	movs	r3, #0
 800afae:	4651      	mov	r1, sl
 800afb0:	220a      	movs	r2, #10
 800afb2:	4620      	mov	r0, r4
 800afb4:	f000 fb28 	bl	800b608 <__multadd>
 800afb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afba:	f10b 3bff 	add.w	fp, fp, #4294967295
 800afbe:	4682      	mov	sl, r0
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	f000 81b0 	beq.w	800b326 <_dtoa_r+0xbc6>
 800afc6:	2300      	movs	r3, #0
 800afc8:	4639      	mov	r1, r7
 800afca:	220a      	movs	r2, #10
 800afcc:	4620      	mov	r0, r4
 800afce:	f000 fb1b 	bl	800b608 <__multadd>
 800afd2:	9b01      	ldr	r3, [sp, #4]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	4607      	mov	r7, r0
 800afd8:	f300 8096 	bgt.w	800b108 <_dtoa_r+0x9a8>
 800afdc:	9b07      	ldr	r3, [sp, #28]
 800afde:	2b02      	cmp	r3, #2
 800afe0:	dc59      	bgt.n	800b096 <_dtoa_r+0x936>
 800afe2:	e091      	b.n	800b108 <_dtoa_r+0x9a8>
 800afe4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800afe6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800afea:	e758      	b.n	800ae9e <_dtoa_r+0x73e>
 800afec:	9b04      	ldr	r3, [sp, #16]
 800afee:	1e5e      	subs	r6, r3, #1
 800aff0:	9b08      	ldr	r3, [sp, #32]
 800aff2:	42b3      	cmp	r3, r6
 800aff4:	bfbf      	itttt	lt
 800aff6:	9b08      	ldrlt	r3, [sp, #32]
 800aff8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800affa:	9608      	strlt	r6, [sp, #32]
 800affc:	1af3      	sublt	r3, r6, r3
 800affe:	bfb4      	ite	lt
 800b000:	18d2      	addlt	r2, r2, r3
 800b002:	1b9e      	subge	r6, r3, r6
 800b004:	9b04      	ldr	r3, [sp, #16]
 800b006:	bfbc      	itt	lt
 800b008:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b00a:	2600      	movlt	r6, #0
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	bfb7      	itett	lt
 800b010:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b014:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b018:	1a9d      	sublt	r5, r3, r2
 800b01a:	2300      	movlt	r3, #0
 800b01c:	e741      	b.n	800aea2 <_dtoa_r+0x742>
 800b01e:	9e08      	ldr	r6, [sp, #32]
 800b020:	9d05      	ldr	r5, [sp, #20]
 800b022:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b024:	e748      	b.n	800aeb8 <_dtoa_r+0x758>
 800b026:	9a08      	ldr	r2, [sp, #32]
 800b028:	e770      	b.n	800af0c <_dtoa_r+0x7ac>
 800b02a:	9b07      	ldr	r3, [sp, #28]
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	dc19      	bgt.n	800b064 <_dtoa_r+0x904>
 800b030:	9b02      	ldr	r3, [sp, #8]
 800b032:	b9bb      	cbnz	r3, 800b064 <_dtoa_r+0x904>
 800b034:	9b03      	ldr	r3, [sp, #12]
 800b036:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b03a:	b99b      	cbnz	r3, 800b064 <_dtoa_r+0x904>
 800b03c:	9b03      	ldr	r3, [sp, #12]
 800b03e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b042:	0d1b      	lsrs	r3, r3, #20
 800b044:	051b      	lsls	r3, r3, #20
 800b046:	b183      	cbz	r3, 800b06a <_dtoa_r+0x90a>
 800b048:	9b05      	ldr	r3, [sp, #20]
 800b04a:	3301      	adds	r3, #1
 800b04c:	9305      	str	r3, [sp, #20]
 800b04e:	9b06      	ldr	r3, [sp, #24]
 800b050:	3301      	adds	r3, #1
 800b052:	9306      	str	r3, [sp, #24]
 800b054:	f04f 0801 	mov.w	r8, #1
 800b058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	f47f af6f 	bne.w	800af3e <_dtoa_r+0x7de>
 800b060:	2001      	movs	r0, #1
 800b062:	e774      	b.n	800af4e <_dtoa_r+0x7ee>
 800b064:	f04f 0800 	mov.w	r8, #0
 800b068:	e7f6      	b.n	800b058 <_dtoa_r+0x8f8>
 800b06a:	4698      	mov	r8, r3
 800b06c:	e7f4      	b.n	800b058 <_dtoa_r+0x8f8>
 800b06e:	d082      	beq.n	800af76 <_dtoa_r+0x816>
 800b070:	9a05      	ldr	r2, [sp, #20]
 800b072:	331c      	adds	r3, #28
 800b074:	441a      	add	r2, r3
 800b076:	9205      	str	r2, [sp, #20]
 800b078:	9a06      	ldr	r2, [sp, #24]
 800b07a:	441a      	add	r2, r3
 800b07c:	441d      	add	r5, r3
 800b07e:	9206      	str	r2, [sp, #24]
 800b080:	e779      	b.n	800af76 <_dtoa_r+0x816>
 800b082:	4603      	mov	r3, r0
 800b084:	e7f4      	b.n	800b070 <_dtoa_r+0x910>
 800b086:	9b04      	ldr	r3, [sp, #16]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	dc37      	bgt.n	800b0fc <_dtoa_r+0x99c>
 800b08c:	9b07      	ldr	r3, [sp, #28]
 800b08e:	2b02      	cmp	r3, #2
 800b090:	dd34      	ble.n	800b0fc <_dtoa_r+0x99c>
 800b092:	9b04      	ldr	r3, [sp, #16]
 800b094:	9301      	str	r3, [sp, #4]
 800b096:	9b01      	ldr	r3, [sp, #4]
 800b098:	b963      	cbnz	r3, 800b0b4 <_dtoa_r+0x954>
 800b09a:	4631      	mov	r1, r6
 800b09c:	2205      	movs	r2, #5
 800b09e:	4620      	mov	r0, r4
 800b0a0:	f000 fab2 	bl	800b608 <__multadd>
 800b0a4:	4601      	mov	r1, r0
 800b0a6:	4606      	mov	r6, r0
 800b0a8:	4650      	mov	r0, sl
 800b0aa:	f000 fcc7 	bl	800ba3c <__mcmp>
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	f73f adbb 	bgt.w	800ac2a <_dtoa_r+0x4ca>
 800b0b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0b6:	9d00      	ldr	r5, [sp, #0]
 800b0b8:	ea6f 0b03 	mvn.w	fp, r3
 800b0bc:	f04f 0800 	mov.w	r8, #0
 800b0c0:	4631      	mov	r1, r6
 800b0c2:	4620      	mov	r0, r4
 800b0c4:	f000 fa7e 	bl	800b5c4 <_Bfree>
 800b0c8:	2f00      	cmp	r7, #0
 800b0ca:	f43f aeab 	beq.w	800ae24 <_dtoa_r+0x6c4>
 800b0ce:	f1b8 0f00 	cmp.w	r8, #0
 800b0d2:	d005      	beq.n	800b0e0 <_dtoa_r+0x980>
 800b0d4:	45b8      	cmp	r8, r7
 800b0d6:	d003      	beq.n	800b0e0 <_dtoa_r+0x980>
 800b0d8:	4641      	mov	r1, r8
 800b0da:	4620      	mov	r0, r4
 800b0dc:	f000 fa72 	bl	800b5c4 <_Bfree>
 800b0e0:	4639      	mov	r1, r7
 800b0e2:	4620      	mov	r0, r4
 800b0e4:	f000 fa6e 	bl	800b5c4 <_Bfree>
 800b0e8:	e69c      	b.n	800ae24 <_dtoa_r+0x6c4>
 800b0ea:	2600      	movs	r6, #0
 800b0ec:	4637      	mov	r7, r6
 800b0ee:	e7e1      	b.n	800b0b4 <_dtoa_r+0x954>
 800b0f0:	46bb      	mov	fp, r7
 800b0f2:	4637      	mov	r7, r6
 800b0f4:	e599      	b.n	800ac2a <_dtoa_r+0x4ca>
 800b0f6:	bf00      	nop
 800b0f8:	40240000 	.word	0x40240000
 800b0fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	f000 80c8 	beq.w	800b294 <_dtoa_r+0xb34>
 800b104:	9b04      	ldr	r3, [sp, #16]
 800b106:	9301      	str	r3, [sp, #4]
 800b108:	2d00      	cmp	r5, #0
 800b10a:	dd05      	ble.n	800b118 <_dtoa_r+0x9b8>
 800b10c:	4639      	mov	r1, r7
 800b10e:	462a      	mov	r2, r5
 800b110:	4620      	mov	r0, r4
 800b112:	f000 fc27 	bl	800b964 <__lshift>
 800b116:	4607      	mov	r7, r0
 800b118:	f1b8 0f00 	cmp.w	r8, #0
 800b11c:	d05b      	beq.n	800b1d6 <_dtoa_r+0xa76>
 800b11e:	6879      	ldr	r1, [r7, #4]
 800b120:	4620      	mov	r0, r4
 800b122:	f000 fa0f 	bl	800b544 <_Balloc>
 800b126:	4605      	mov	r5, r0
 800b128:	b928      	cbnz	r0, 800b136 <_dtoa_r+0x9d6>
 800b12a:	4b83      	ldr	r3, [pc, #524]	; (800b338 <_dtoa_r+0xbd8>)
 800b12c:	4602      	mov	r2, r0
 800b12e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b132:	f7ff bb2e 	b.w	800a792 <_dtoa_r+0x32>
 800b136:	693a      	ldr	r2, [r7, #16]
 800b138:	3202      	adds	r2, #2
 800b13a:	0092      	lsls	r2, r2, #2
 800b13c:	f107 010c 	add.w	r1, r7, #12
 800b140:	300c      	adds	r0, #12
 800b142:	f000 ffbd 	bl	800c0c0 <memcpy>
 800b146:	2201      	movs	r2, #1
 800b148:	4629      	mov	r1, r5
 800b14a:	4620      	mov	r0, r4
 800b14c:	f000 fc0a 	bl	800b964 <__lshift>
 800b150:	9b00      	ldr	r3, [sp, #0]
 800b152:	3301      	adds	r3, #1
 800b154:	9304      	str	r3, [sp, #16]
 800b156:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b15a:	4413      	add	r3, r2
 800b15c:	9308      	str	r3, [sp, #32]
 800b15e:	9b02      	ldr	r3, [sp, #8]
 800b160:	f003 0301 	and.w	r3, r3, #1
 800b164:	46b8      	mov	r8, r7
 800b166:	9306      	str	r3, [sp, #24]
 800b168:	4607      	mov	r7, r0
 800b16a:	9b04      	ldr	r3, [sp, #16]
 800b16c:	4631      	mov	r1, r6
 800b16e:	3b01      	subs	r3, #1
 800b170:	4650      	mov	r0, sl
 800b172:	9301      	str	r3, [sp, #4]
 800b174:	f7ff fa6c 	bl	800a650 <quorem>
 800b178:	4641      	mov	r1, r8
 800b17a:	9002      	str	r0, [sp, #8]
 800b17c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b180:	4650      	mov	r0, sl
 800b182:	f000 fc5b 	bl	800ba3c <__mcmp>
 800b186:	463a      	mov	r2, r7
 800b188:	9005      	str	r0, [sp, #20]
 800b18a:	4631      	mov	r1, r6
 800b18c:	4620      	mov	r0, r4
 800b18e:	f000 fc71 	bl	800ba74 <__mdiff>
 800b192:	68c2      	ldr	r2, [r0, #12]
 800b194:	4605      	mov	r5, r0
 800b196:	bb02      	cbnz	r2, 800b1da <_dtoa_r+0xa7a>
 800b198:	4601      	mov	r1, r0
 800b19a:	4650      	mov	r0, sl
 800b19c:	f000 fc4e 	bl	800ba3c <__mcmp>
 800b1a0:	4602      	mov	r2, r0
 800b1a2:	4629      	mov	r1, r5
 800b1a4:	4620      	mov	r0, r4
 800b1a6:	9209      	str	r2, [sp, #36]	; 0x24
 800b1a8:	f000 fa0c 	bl	800b5c4 <_Bfree>
 800b1ac:	9b07      	ldr	r3, [sp, #28]
 800b1ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1b0:	9d04      	ldr	r5, [sp, #16]
 800b1b2:	ea43 0102 	orr.w	r1, r3, r2
 800b1b6:	9b06      	ldr	r3, [sp, #24]
 800b1b8:	4319      	orrs	r1, r3
 800b1ba:	d110      	bne.n	800b1de <_dtoa_r+0xa7e>
 800b1bc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b1c0:	d029      	beq.n	800b216 <_dtoa_r+0xab6>
 800b1c2:	9b05      	ldr	r3, [sp, #20]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	dd02      	ble.n	800b1ce <_dtoa_r+0xa6e>
 800b1c8:	9b02      	ldr	r3, [sp, #8]
 800b1ca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b1ce:	9b01      	ldr	r3, [sp, #4]
 800b1d0:	f883 9000 	strb.w	r9, [r3]
 800b1d4:	e774      	b.n	800b0c0 <_dtoa_r+0x960>
 800b1d6:	4638      	mov	r0, r7
 800b1d8:	e7ba      	b.n	800b150 <_dtoa_r+0x9f0>
 800b1da:	2201      	movs	r2, #1
 800b1dc:	e7e1      	b.n	800b1a2 <_dtoa_r+0xa42>
 800b1de:	9b05      	ldr	r3, [sp, #20]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	db04      	blt.n	800b1ee <_dtoa_r+0xa8e>
 800b1e4:	9907      	ldr	r1, [sp, #28]
 800b1e6:	430b      	orrs	r3, r1
 800b1e8:	9906      	ldr	r1, [sp, #24]
 800b1ea:	430b      	orrs	r3, r1
 800b1ec:	d120      	bne.n	800b230 <_dtoa_r+0xad0>
 800b1ee:	2a00      	cmp	r2, #0
 800b1f0:	dded      	ble.n	800b1ce <_dtoa_r+0xa6e>
 800b1f2:	4651      	mov	r1, sl
 800b1f4:	2201      	movs	r2, #1
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	f000 fbb4 	bl	800b964 <__lshift>
 800b1fc:	4631      	mov	r1, r6
 800b1fe:	4682      	mov	sl, r0
 800b200:	f000 fc1c 	bl	800ba3c <__mcmp>
 800b204:	2800      	cmp	r0, #0
 800b206:	dc03      	bgt.n	800b210 <_dtoa_r+0xab0>
 800b208:	d1e1      	bne.n	800b1ce <_dtoa_r+0xa6e>
 800b20a:	f019 0f01 	tst.w	r9, #1
 800b20e:	d0de      	beq.n	800b1ce <_dtoa_r+0xa6e>
 800b210:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b214:	d1d8      	bne.n	800b1c8 <_dtoa_r+0xa68>
 800b216:	9a01      	ldr	r2, [sp, #4]
 800b218:	2339      	movs	r3, #57	; 0x39
 800b21a:	7013      	strb	r3, [r2, #0]
 800b21c:	462b      	mov	r3, r5
 800b21e:	461d      	mov	r5, r3
 800b220:	3b01      	subs	r3, #1
 800b222:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b226:	2a39      	cmp	r2, #57	; 0x39
 800b228:	d06c      	beq.n	800b304 <_dtoa_r+0xba4>
 800b22a:	3201      	adds	r2, #1
 800b22c:	701a      	strb	r2, [r3, #0]
 800b22e:	e747      	b.n	800b0c0 <_dtoa_r+0x960>
 800b230:	2a00      	cmp	r2, #0
 800b232:	dd07      	ble.n	800b244 <_dtoa_r+0xae4>
 800b234:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b238:	d0ed      	beq.n	800b216 <_dtoa_r+0xab6>
 800b23a:	9a01      	ldr	r2, [sp, #4]
 800b23c:	f109 0301 	add.w	r3, r9, #1
 800b240:	7013      	strb	r3, [r2, #0]
 800b242:	e73d      	b.n	800b0c0 <_dtoa_r+0x960>
 800b244:	9b04      	ldr	r3, [sp, #16]
 800b246:	9a08      	ldr	r2, [sp, #32]
 800b248:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b24c:	4293      	cmp	r3, r2
 800b24e:	d043      	beq.n	800b2d8 <_dtoa_r+0xb78>
 800b250:	4651      	mov	r1, sl
 800b252:	2300      	movs	r3, #0
 800b254:	220a      	movs	r2, #10
 800b256:	4620      	mov	r0, r4
 800b258:	f000 f9d6 	bl	800b608 <__multadd>
 800b25c:	45b8      	cmp	r8, r7
 800b25e:	4682      	mov	sl, r0
 800b260:	f04f 0300 	mov.w	r3, #0
 800b264:	f04f 020a 	mov.w	r2, #10
 800b268:	4641      	mov	r1, r8
 800b26a:	4620      	mov	r0, r4
 800b26c:	d107      	bne.n	800b27e <_dtoa_r+0xb1e>
 800b26e:	f000 f9cb 	bl	800b608 <__multadd>
 800b272:	4680      	mov	r8, r0
 800b274:	4607      	mov	r7, r0
 800b276:	9b04      	ldr	r3, [sp, #16]
 800b278:	3301      	adds	r3, #1
 800b27a:	9304      	str	r3, [sp, #16]
 800b27c:	e775      	b.n	800b16a <_dtoa_r+0xa0a>
 800b27e:	f000 f9c3 	bl	800b608 <__multadd>
 800b282:	4639      	mov	r1, r7
 800b284:	4680      	mov	r8, r0
 800b286:	2300      	movs	r3, #0
 800b288:	220a      	movs	r2, #10
 800b28a:	4620      	mov	r0, r4
 800b28c:	f000 f9bc 	bl	800b608 <__multadd>
 800b290:	4607      	mov	r7, r0
 800b292:	e7f0      	b.n	800b276 <_dtoa_r+0xb16>
 800b294:	9b04      	ldr	r3, [sp, #16]
 800b296:	9301      	str	r3, [sp, #4]
 800b298:	9d00      	ldr	r5, [sp, #0]
 800b29a:	4631      	mov	r1, r6
 800b29c:	4650      	mov	r0, sl
 800b29e:	f7ff f9d7 	bl	800a650 <quorem>
 800b2a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b2a6:	9b00      	ldr	r3, [sp, #0]
 800b2a8:	f805 9b01 	strb.w	r9, [r5], #1
 800b2ac:	1aea      	subs	r2, r5, r3
 800b2ae:	9b01      	ldr	r3, [sp, #4]
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	dd07      	ble.n	800b2c4 <_dtoa_r+0xb64>
 800b2b4:	4651      	mov	r1, sl
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	220a      	movs	r2, #10
 800b2ba:	4620      	mov	r0, r4
 800b2bc:	f000 f9a4 	bl	800b608 <__multadd>
 800b2c0:	4682      	mov	sl, r0
 800b2c2:	e7ea      	b.n	800b29a <_dtoa_r+0xb3a>
 800b2c4:	9b01      	ldr	r3, [sp, #4]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	bfc8      	it	gt
 800b2ca:	461d      	movgt	r5, r3
 800b2cc:	9b00      	ldr	r3, [sp, #0]
 800b2ce:	bfd8      	it	le
 800b2d0:	2501      	movle	r5, #1
 800b2d2:	441d      	add	r5, r3
 800b2d4:	f04f 0800 	mov.w	r8, #0
 800b2d8:	4651      	mov	r1, sl
 800b2da:	2201      	movs	r2, #1
 800b2dc:	4620      	mov	r0, r4
 800b2de:	f000 fb41 	bl	800b964 <__lshift>
 800b2e2:	4631      	mov	r1, r6
 800b2e4:	4682      	mov	sl, r0
 800b2e6:	f000 fba9 	bl	800ba3c <__mcmp>
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	dc96      	bgt.n	800b21c <_dtoa_r+0xabc>
 800b2ee:	d102      	bne.n	800b2f6 <_dtoa_r+0xb96>
 800b2f0:	f019 0f01 	tst.w	r9, #1
 800b2f4:	d192      	bne.n	800b21c <_dtoa_r+0xabc>
 800b2f6:	462b      	mov	r3, r5
 800b2f8:	461d      	mov	r5, r3
 800b2fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b2fe:	2a30      	cmp	r2, #48	; 0x30
 800b300:	d0fa      	beq.n	800b2f8 <_dtoa_r+0xb98>
 800b302:	e6dd      	b.n	800b0c0 <_dtoa_r+0x960>
 800b304:	9a00      	ldr	r2, [sp, #0]
 800b306:	429a      	cmp	r2, r3
 800b308:	d189      	bne.n	800b21e <_dtoa_r+0xabe>
 800b30a:	f10b 0b01 	add.w	fp, fp, #1
 800b30e:	2331      	movs	r3, #49	; 0x31
 800b310:	e796      	b.n	800b240 <_dtoa_r+0xae0>
 800b312:	4b0a      	ldr	r3, [pc, #40]	; (800b33c <_dtoa_r+0xbdc>)
 800b314:	f7ff ba99 	b.w	800a84a <_dtoa_r+0xea>
 800b318:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	f47f aa6d 	bne.w	800a7fa <_dtoa_r+0x9a>
 800b320:	4b07      	ldr	r3, [pc, #28]	; (800b340 <_dtoa_r+0xbe0>)
 800b322:	f7ff ba92 	b.w	800a84a <_dtoa_r+0xea>
 800b326:	9b01      	ldr	r3, [sp, #4]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	dcb5      	bgt.n	800b298 <_dtoa_r+0xb38>
 800b32c:	9b07      	ldr	r3, [sp, #28]
 800b32e:	2b02      	cmp	r3, #2
 800b330:	f73f aeb1 	bgt.w	800b096 <_dtoa_r+0x936>
 800b334:	e7b0      	b.n	800b298 <_dtoa_r+0xb38>
 800b336:	bf00      	nop
 800b338:	0800ca23 	.word	0x0800ca23
 800b33c:	0800c8ed 	.word	0x0800c8ed
 800b340:	0800c9be 	.word	0x0800c9be

0800b344 <_free_r>:
 800b344:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b346:	2900      	cmp	r1, #0
 800b348:	d044      	beq.n	800b3d4 <_free_r+0x90>
 800b34a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b34e:	9001      	str	r0, [sp, #4]
 800b350:	2b00      	cmp	r3, #0
 800b352:	f1a1 0404 	sub.w	r4, r1, #4
 800b356:	bfb8      	it	lt
 800b358:	18e4      	addlt	r4, r4, r3
 800b35a:	f000 f8e7 	bl	800b52c <__malloc_lock>
 800b35e:	4a1e      	ldr	r2, [pc, #120]	; (800b3d8 <_free_r+0x94>)
 800b360:	9801      	ldr	r0, [sp, #4]
 800b362:	6813      	ldr	r3, [r2, #0]
 800b364:	b933      	cbnz	r3, 800b374 <_free_r+0x30>
 800b366:	6063      	str	r3, [r4, #4]
 800b368:	6014      	str	r4, [r2, #0]
 800b36a:	b003      	add	sp, #12
 800b36c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b370:	f000 b8e2 	b.w	800b538 <__malloc_unlock>
 800b374:	42a3      	cmp	r3, r4
 800b376:	d908      	bls.n	800b38a <_free_r+0x46>
 800b378:	6825      	ldr	r5, [r4, #0]
 800b37a:	1961      	adds	r1, r4, r5
 800b37c:	428b      	cmp	r3, r1
 800b37e:	bf01      	itttt	eq
 800b380:	6819      	ldreq	r1, [r3, #0]
 800b382:	685b      	ldreq	r3, [r3, #4]
 800b384:	1949      	addeq	r1, r1, r5
 800b386:	6021      	streq	r1, [r4, #0]
 800b388:	e7ed      	b.n	800b366 <_free_r+0x22>
 800b38a:	461a      	mov	r2, r3
 800b38c:	685b      	ldr	r3, [r3, #4]
 800b38e:	b10b      	cbz	r3, 800b394 <_free_r+0x50>
 800b390:	42a3      	cmp	r3, r4
 800b392:	d9fa      	bls.n	800b38a <_free_r+0x46>
 800b394:	6811      	ldr	r1, [r2, #0]
 800b396:	1855      	adds	r5, r2, r1
 800b398:	42a5      	cmp	r5, r4
 800b39a:	d10b      	bne.n	800b3b4 <_free_r+0x70>
 800b39c:	6824      	ldr	r4, [r4, #0]
 800b39e:	4421      	add	r1, r4
 800b3a0:	1854      	adds	r4, r2, r1
 800b3a2:	42a3      	cmp	r3, r4
 800b3a4:	6011      	str	r1, [r2, #0]
 800b3a6:	d1e0      	bne.n	800b36a <_free_r+0x26>
 800b3a8:	681c      	ldr	r4, [r3, #0]
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	6053      	str	r3, [r2, #4]
 800b3ae:	440c      	add	r4, r1
 800b3b0:	6014      	str	r4, [r2, #0]
 800b3b2:	e7da      	b.n	800b36a <_free_r+0x26>
 800b3b4:	d902      	bls.n	800b3bc <_free_r+0x78>
 800b3b6:	230c      	movs	r3, #12
 800b3b8:	6003      	str	r3, [r0, #0]
 800b3ba:	e7d6      	b.n	800b36a <_free_r+0x26>
 800b3bc:	6825      	ldr	r5, [r4, #0]
 800b3be:	1961      	adds	r1, r4, r5
 800b3c0:	428b      	cmp	r3, r1
 800b3c2:	bf04      	itt	eq
 800b3c4:	6819      	ldreq	r1, [r3, #0]
 800b3c6:	685b      	ldreq	r3, [r3, #4]
 800b3c8:	6063      	str	r3, [r4, #4]
 800b3ca:	bf04      	itt	eq
 800b3cc:	1949      	addeq	r1, r1, r5
 800b3ce:	6021      	streq	r1, [r4, #0]
 800b3d0:	6054      	str	r4, [r2, #4]
 800b3d2:	e7ca      	b.n	800b36a <_free_r+0x26>
 800b3d4:	b003      	add	sp, #12
 800b3d6:	bd30      	pop	{r4, r5, pc}
 800b3d8:	2000086c 	.word	0x2000086c

0800b3dc <malloc>:
 800b3dc:	4b02      	ldr	r3, [pc, #8]	; (800b3e8 <malloc+0xc>)
 800b3de:	4601      	mov	r1, r0
 800b3e0:	6818      	ldr	r0, [r3, #0]
 800b3e2:	f000 b823 	b.w	800b42c <_malloc_r>
 800b3e6:	bf00      	nop
 800b3e8:	20000128 	.word	0x20000128

0800b3ec <sbrk_aligned>:
 800b3ec:	b570      	push	{r4, r5, r6, lr}
 800b3ee:	4e0e      	ldr	r6, [pc, #56]	; (800b428 <sbrk_aligned+0x3c>)
 800b3f0:	460c      	mov	r4, r1
 800b3f2:	6831      	ldr	r1, [r6, #0]
 800b3f4:	4605      	mov	r5, r0
 800b3f6:	b911      	cbnz	r1, 800b3fe <sbrk_aligned+0x12>
 800b3f8:	f000 fe52 	bl	800c0a0 <_sbrk_r>
 800b3fc:	6030      	str	r0, [r6, #0]
 800b3fe:	4621      	mov	r1, r4
 800b400:	4628      	mov	r0, r5
 800b402:	f000 fe4d 	bl	800c0a0 <_sbrk_r>
 800b406:	1c43      	adds	r3, r0, #1
 800b408:	d00a      	beq.n	800b420 <sbrk_aligned+0x34>
 800b40a:	1cc4      	adds	r4, r0, #3
 800b40c:	f024 0403 	bic.w	r4, r4, #3
 800b410:	42a0      	cmp	r0, r4
 800b412:	d007      	beq.n	800b424 <sbrk_aligned+0x38>
 800b414:	1a21      	subs	r1, r4, r0
 800b416:	4628      	mov	r0, r5
 800b418:	f000 fe42 	bl	800c0a0 <_sbrk_r>
 800b41c:	3001      	adds	r0, #1
 800b41e:	d101      	bne.n	800b424 <sbrk_aligned+0x38>
 800b420:	f04f 34ff 	mov.w	r4, #4294967295
 800b424:	4620      	mov	r0, r4
 800b426:	bd70      	pop	{r4, r5, r6, pc}
 800b428:	20000870 	.word	0x20000870

0800b42c <_malloc_r>:
 800b42c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b430:	1ccd      	adds	r5, r1, #3
 800b432:	f025 0503 	bic.w	r5, r5, #3
 800b436:	3508      	adds	r5, #8
 800b438:	2d0c      	cmp	r5, #12
 800b43a:	bf38      	it	cc
 800b43c:	250c      	movcc	r5, #12
 800b43e:	2d00      	cmp	r5, #0
 800b440:	4607      	mov	r7, r0
 800b442:	db01      	blt.n	800b448 <_malloc_r+0x1c>
 800b444:	42a9      	cmp	r1, r5
 800b446:	d905      	bls.n	800b454 <_malloc_r+0x28>
 800b448:	230c      	movs	r3, #12
 800b44a:	603b      	str	r3, [r7, #0]
 800b44c:	2600      	movs	r6, #0
 800b44e:	4630      	mov	r0, r6
 800b450:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b454:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b528 <_malloc_r+0xfc>
 800b458:	f000 f868 	bl	800b52c <__malloc_lock>
 800b45c:	f8d8 3000 	ldr.w	r3, [r8]
 800b460:	461c      	mov	r4, r3
 800b462:	bb5c      	cbnz	r4, 800b4bc <_malloc_r+0x90>
 800b464:	4629      	mov	r1, r5
 800b466:	4638      	mov	r0, r7
 800b468:	f7ff ffc0 	bl	800b3ec <sbrk_aligned>
 800b46c:	1c43      	adds	r3, r0, #1
 800b46e:	4604      	mov	r4, r0
 800b470:	d155      	bne.n	800b51e <_malloc_r+0xf2>
 800b472:	f8d8 4000 	ldr.w	r4, [r8]
 800b476:	4626      	mov	r6, r4
 800b478:	2e00      	cmp	r6, #0
 800b47a:	d145      	bne.n	800b508 <_malloc_r+0xdc>
 800b47c:	2c00      	cmp	r4, #0
 800b47e:	d048      	beq.n	800b512 <_malloc_r+0xe6>
 800b480:	6823      	ldr	r3, [r4, #0]
 800b482:	4631      	mov	r1, r6
 800b484:	4638      	mov	r0, r7
 800b486:	eb04 0903 	add.w	r9, r4, r3
 800b48a:	f000 fe09 	bl	800c0a0 <_sbrk_r>
 800b48e:	4581      	cmp	r9, r0
 800b490:	d13f      	bne.n	800b512 <_malloc_r+0xe6>
 800b492:	6821      	ldr	r1, [r4, #0]
 800b494:	1a6d      	subs	r5, r5, r1
 800b496:	4629      	mov	r1, r5
 800b498:	4638      	mov	r0, r7
 800b49a:	f7ff ffa7 	bl	800b3ec <sbrk_aligned>
 800b49e:	3001      	adds	r0, #1
 800b4a0:	d037      	beq.n	800b512 <_malloc_r+0xe6>
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	442b      	add	r3, r5
 800b4a6:	6023      	str	r3, [r4, #0]
 800b4a8:	f8d8 3000 	ldr.w	r3, [r8]
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d038      	beq.n	800b522 <_malloc_r+0xf6>
 800b4b0:	685a      	ldr	r2, [r3, #4]
 800b4b2:	42a2      	cmp	r2, r4
 800b4b4:	d12b      	bne.n	800b50e <_malloc_r+0xe2>
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	605a      	str	r2, [r3, #4]
 800b4ba:	e00f      	b.n	800b4dc <_malloc_r+0xb0>
 800b4bc:	6822      	ldr	r2, [r4, #0]
 800b4be:	1b52      	subs	r2, r2, r5
 800b4c0:	d41f      	bmi.n	800b502 <_malloc_r+0xd6>
 800b4c2:	2a0b      	cmp	r2, #11
 800b4c4:	d917      	bls.n	800b4f6 <_malloc_r+0xca>
 800b4c6:	1961      	adds	r1, r4, r5
 800b4c8:	42a3      	cmp	r3, r4
 800b4ca:	6025      	str	r5, [r4, #0]
 800b4cc:	bf18      	it	ne
 800b4ce:	6059      	strne	r1, [r3, #4]
 800b4d0:	6863      	ldr	r3, [r4, #4]
 800b4d2:	bf08      	it	eq
 800b4d4:	f8c8 1000 	streq.w	r1, [r8]
 800b4d8:	5162      	str	r2, [r4, r5]
 800b4da:	604b      	str	r3, [r1, #4]
 800b4dc:	4638      	mov	r0, r7
 800b4de:	f104 060b 	add.w	r6, r4, #11
 800b4e2:	f000 f829 	bl	800b538 <__malloc_unlock>
 800b4e6:	f026 0607 	bic.w	r6, r6, #7
 800b4ea:	1d23      	adds	r3, r4, #4
 800b4ec:	1af2      	subs	r2, r6, r3
 800b4ee:	d0ae      	beq.n	800b44e <_malloc_r+0x22>
 800b4f0:	1b9b      	subs	r3, r3, r6
 800b4f2:	50a3      	str	r3, [r4, r2]
 800b4f4:	e7ab      	b.n	800b44e <_malloc_r+0x22>
 800b4f6:	42a3      	cmp	r3, r4
 800b4f8:	6862      	ldr	r2, [r4, #4]
 800b4fa:	d1dd      	bne.n	800b4b8 <_malloc_r+0x8c>
 800b4fc:	f8c8 2000 	str.w	r2, [r8]
 800b500:	e7ec      	b.n	800b4dc <_malloc_r+0xb0>
 800b502:	4623      	mov	r3, r4
 800b504:	6864      	ldr	r4, [r4, #4]
 800b506:	e7ac      	b.n	800b462 <_malloc_r+0x36>
 800b508:	4634      	mov	r4, r6
 800b50a:	6876      	ldr	r6, [r6, #4]
 800b50c:	e7b4      	b.n	800b478 <_malloc_r+0x4c>
 800b50e:	4613      	mov	r3, r2
 800b510:	e7cc      	b.n	800b4ac <_malloc_r+0x80>
 800b512:	230c      	movs	r3, #12
 800b514:	603b      	str	r3, [r7, #0]
 800b516:	4638      	mov	r0, r7
 800b518:	f000 f80e 	bl	800b538 <__malloc_unlock>
 800b51c:	e797      	b.n	800b44e <_malloc_r+0x22>
 800b51e:	6025      	str	r5, [r4, #0]
 800b520:	e7dc      	b.n	800b4dc <_malloc_r+0xb0>
 800b522:	605b      	str	r3, [r3, #4]
 800b524:	deff      	udf	#255	; 0xff
 800b526:	bf00      	nop
 800b528:	2000086c 	.word	0x2000086c

0800b52c <__malloc_lock>:
 800b52c:	4801      	ldr	r0, [pc, #4]	; (800b534 <__malloc_lock+0x8>)
 800b52e:	f7ff b86f 	b.w	800a610 <__retarget_lock_acquire_recursive>
 800b532:	bf00      	nop
 800b534:	20000868 	.word	0x20000868

0800b538 <__malloc_unlock>:
 800b538:	4801      	ldr	r0, [pc, #4]	; (800b540 <__malloc_unlock+0x8>)
 800b53a:	f7ff b86a 	b.w	800a612 <__retarget_lock_release_recursive>
 800b53e:	bf00      	nop
 800b540:	20000868 	.word	0x20000868

0800b544 <_Balloc>:
 800b544:	b570      	push	{r4, r5, r6, lr}
 800b546:	69c6      	ldr	r6, [r0, #28]
 800b548:	4604      	mov	r4, r0
 800b54a:	460d      	mov	r5, r1
 800b54c:	b976      	cbnz	r6, 800b56c <_Balloc+0x28>
 800b54e:	2010      	movs	r0, #16
 800b550:	f7ff ff44 	bl	800b3dc <malloc>
 800b554:	4602      	mov	r2, r0
 800b556:	61e0      	str	r0, [r4, #28]
 800b558:	b920      	cbnz	r0, 800b564 <_Balloc+0x20>
 800b55a:	4b18      	ldr	r3, [pc, #96]	; (800b5bc <_Balloc+0x78>)
 800b55c:	4818      	ldr	r0, [pc, #96]	; (800b5c0 <_Balloc+0x7c>)
 800b55e:	216b      	movs	r1, #107	; 0x6b
 800b560:	f7ff f858 	bl	800a614 <__assert_func>
 800b564:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b568:	6006      	str	r6, [r0, #0]
 800b56a:	60c6      	str	r6, [r0, #12]
 800b56c:	69e6      	ldr	r6, [r4, #28]
 800b56e:	68f3      	ldr	r3, [r6, #12]
 800b570:	b183      	cbz	r3, 800b594 <_Balloc+0x50>
 800b572:	69e3      	ldr	r3, [r4, #28]
 800b574:	68db      	ldr	r3, [r3, #12]
 800b576:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b57a:	b9b8      	cbnz	r0, 800b5ac <_Balloc+0x68>
 800b57c:	2101      	movs	r1, #1
 800b57e:	fa01 f605 	lsl.w	r6, r1, r5
 800b582:	1d72      	adds	r2, r6, #5
 800b584:	0092      	lsls	r2, r2, #2
 800b586:	4620      	mov	r0, r4
 800b588:	f000 fdaf 	bl	800c0ea <_calloc_r>
 800b58c:	b160      	cbz	r0, 800b5a8 <_Balloc+0x64>
 800b58e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b592:	e00e      	b.n	800b5b2 <_Balloc+0x6e>
 800b594:	2221      	movs	r2, #33	; 0x21
 800b596:	2104      	movs	r1, #4
 800b598:	4620      	mov	r0, r4
 800b59a:	f000 fda6 	bl	800c0ea <_calloc_r>
 800b59e:	69e3      	ldr	r3, [r4, #28]
 800b5a0:	60f0      	str	r0, [r6, #12]
 800b5a2:	68db      	ldr	r3, [r3, #12]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d1e4      	bne.n	800b572 <_Balloc+0x2e>
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	bd70      	pop	{r4, r5, r6, pc}
 800b5ac:	6802      	ldr	r2, [r0, #0]
 800b5ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b5b8:	e7f7      	b.n	800b5aa <_Balloc+0x66>
 800b5ba:	bf00      	nop
 800b5bc:	0800c911 	.word	0x0800c911
 800b5c0:	0800ca34 	.word	0x0800ca34

0800b5c4 <_Bfree>:
 800b5c4:	b570      	push	{r4, r5, r6, lr}
 800b5c6:	69c6      	ldr	r6, [r0, #28]
 800b5c8:	4605      	mov	r5, r0
 800b5ca:	460c      	mov	r4, r1
 800b5cc:	b976      	cbnz	r6, 800b5ec <_Bfree+0x28>
 800b5ce:	2010      	movs	r0, #16
 800b5d0:	f7ff ff04 	bl	800b3dc <malloc>
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	61e8      	str	r0, [r5, #28]
 800b5d8:	b920      	cbnz	r0, 800b5e4 <_Bfree+0x20>
 800b5da:	4b09      	ldr	r3, [pc, #36]	; (800b600 <_Bfree+0x3c>)
 800b5dc:	4809      	ldr	r0, [pc, #36]	; (800b604 <_Bfree+0x40>)
 800b5de:	218f      	movs	r1, #143	; 0x8f
 800b5e0:	f7ff f818 	bl	800a614 <__assert_func>
 800b5e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5e8:	6006      	str	r6, [r0, #0]
 800b5ea:	60c6      	str	r6, [r0, #12]
 800b5ec:	b13c      	cbz	r4, 800b5fe <_Bfree+0x3a>
 800b5ee:	69eb      	ldr	r3, [r5, #28]
 800b5f0:	6862      	ldr	r2, [r4, #4]
 800b5f2:	68db      	ldr	r3, [r3, #12]
 800b5f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b5f8:	6021      	str	r1, [r4, #0]
 800b5fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b5fe:	bd70      	pop	{r4, r5, r6, pc}
 800b600:	0800c911 	.word	0x0800c911
 800b604:	0800ca34 	.word	0x0800ca34

0800b608 <__multadd>:
 800b608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b60c:	690d      	ldr	r5, [r1, #16]
 800b60e:	4607      	mov	r7, r0
 800b610:	460c      	mov	r4, r1
 800b612:	461e      	mov	r6, r3
 800b614:	f101 0c14 	add.w	ip, r1, #20
 800b618:	2000      	movs	r0, #0
 800b61a:	f8dc 3000 	ldr.w	r3, [ip]
 800b61e:	b299      	uxth	r1, r3
 800b620:	fb02 6101 	mla	r1, r2, r1, r6
 800b624:	0c1e      	lsrs	r6, r3, #16
 800b626:	0c0b      	lsrs	r3, r1, #16
 800b628:	fb02 3306 	mla	r3, r2, r6, r3
 800b62c:	b289      	uxth	r1, r1
 800b62e:	3001      	adds	r0, #1
 800b630:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b634:	4285      	cmp	r5, r0
 800b636:	f84c 1b04 	str.w	r1, [ip], #4
 800b63a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b63e:	dcec      	bgt.n	800b61a <__multadd+0x12>
 800b640:	b30e      	cbz	r6, 800b686 <__multadd+0x7e>
 800b642:	68a3      	ldr	r3, [r4, #8]
 800b644:	42ab      	cmp	r3, r5
 800b646:	dc19      	bgt.n	800b67c <__multadd+0x74>
 800b648:	6861      	ldr	r1, [r4, #4]
 800b64a:	4638      	mov	r0, r7
 800b64c:	3101      	adds	r1, #1
 800b64e:	f7ff ff79 	bl	800b544 <_Balloc>
 800b652:	4680      	mov	r8, r0
 800b654:	b928      	cbnz	r0, 800b662 <__multadd+0x5a>
 800b656:	4602      	mov	r2, r0
 800b658:	4b0c      	ldr	r3, [pc, #48]	; (800b68c <__multadd+0x84>)
 800b65a:	480d      	ldr	r0, [pc, #52]	; (800b690 <__multadd+0x88>)
 800b65c:	21ba      	movs	r1, #186	; 0xba
 800b65e:	f7fe ffd9 	bl	800a614 <__assert_func>
 800b662:	6922      	ldr	r2, [r4, #16]
 800b664:	3202      	adds	r2, #2
 800b666:	f104 010c 	add.w	r1, r4, #12
 800b66a:	0092      	lsls	r2, r2, #2
 800b66c:	300c      	adds	r0, #12
 800b66e:	f000 fd27 	bl	800c0c0 <memcpy>
 800b672:	4621      	mov	r1, r4
 800b674:	4638      	mov	r0, r7
 800b676:	f7ff ffa5 	bl	800b5c4 <_Bfree>
 800b67a:	4644      	mov	r4, r8
 800b67c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b680:	3501      	adds	r5, #1
 800b682:	615e      	str	r6, [r3, #20]
 800b684:	6125      	str	r5, [r4, #16]
 800b686:	4620      	mov	r0, r4
 800b688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b68c:	0800ca23 	.word	0x0800ca23
 800b690:	0800ca34 	.word	0x0800ca34

0800b694 <__hi0bits>:
 800b694:	0c03      	lsrs	r3, r0, #16
 800b696:	041b      	lsls	r3, r3, #16
 800b698:	b9d3      	cbnz	r3, 800b6d0 <__hi0bits+0x3c>
 800b69a:	0400      	lsls	r0, r0, #16
 800b69c:	2310      	movs	r3, #16
 800b69e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b6a2:	bf04      	itt	eq
 800b6a4:	0200      	lsleq	r0, r0, #8
 800b6a6:	3308      	addeq	r3, #8
 800b6a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b6ac:	bf04      	itt	eq
 800b6ae:	0100      	lsleq	r0, r0, #4
 800b6b0:	3304      	addeq	r3, #4
 800b6b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b6b6:	bf04      	itt	eq
 800b6b8:	0080      	lsleq	r0, r0, #2
 800b6ba:	3302      	addeq	r3, #2
 800b6bc:	2800      	cmp	r0, #0
 800b6be:	db05      	blt.n	800b6cc <__hi0bits+0x38>
 800b6c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b6c4:	f103 0301 	add.w	r3, r3, #1
 800b6c8:	bf08      	it	eq
 800b6ca:	2320      	moveq	r3, #32
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	4770      	bx	lr
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	e7e4      	b.n	800b69e <__hi0bits+0xa>

0800b6d4 <__lo0bits>:
 800b6d4:	6803      	ldr	r3, [r0, #0]
 800b6d6:	f013 0207 	ands.w	r2, r3, #7
 800b6da:	d00c      	beq.n	800b6f6 <__lo0bits+0x22>
 800b6dc:	07d9      	lsls	r1, r3, #31
 800b6de:	d422      	bmi.n	800b726 <__lo0bits+0x52>
 800b6e0:	079a      	lsls	r2, r3, #30
 800b6e2:	bf49      	itett	mi
 800b6e4:	085b      	lsrmi	r3, r3, #1
 800b6e6:	089b      	lsrpl	r3, r3, #2
 800b6e8:	6003      	strmi	r3, [r0, #0]
 800b6ea:	2201      	movmi	r2, #1
 800b6ec:	bf5c      	itt	pl
 800b6ee:	6003      	strpl	r3, [r0, #0]
 800b6f0:	2202      	movpl	r2, #2
 800b6f2:	4610      	mov	r0, r2
 800b6f4:	4770      	bx	lr
 800b6f6:	b299      	uxth	r1, r3
 800b6f8:	b909      	cbnz	r1, 800b6fe <__lo0bits+0x2a>
 800b6fa:	0c1b      	lsrs	r3, r3, #16
 800b6fc:	2210      	movs	r2, #16
 800b6fe:	b2d9      	uxtb	r1, r3
 800b700:	b909      	cbnz	r1, 800b706 <__lo0bits+0x32>
 800b702:	3208      	adds	r2, #8
 800b704:	0a1b      	lsrs	r3, r3, #8
 800b706:	0719      	lsls	r1, r3, #28
 800b708:	bf04      	itt	eq
 800b70a:	091b      	lsreq	r3, r3, #4
 800b70c:	3204      	addeq	r2, #4
 800b70e:	0799      	lsls	r1, r3, #30
 800b710:	bf04      	itt	eq
 800b712:	089b      	lsreq	r3, r3, #2
 800b714:	3202      	addeq	r2, #2
 800b716:	07d9      	lsls	r1, r3, #31
 800b718:	d403      	bmi.n	800b722 <__lo0bits+0x4e>
 800b71a:	085b      	lsrs	r3, r3, #1
 800b71c:	f102 0201 	add.w	r2, r2, #1
 800b720:	d003      	beq.n	800b72a <__lo0bits+0x56>
 800b722:	6003      	str	r3, [r0, #0]
 800b724:	e7e5      	b.n	800b6f2 <__lo0bits+0x1e>
 800b726:	2200      	movs	r2, #0
 800b728:	e7e3      	b.n	800b6f2 <__lo0bits+0x1e>
 800b72a:	2220      	movs	r2, #32
 800b72c:	e7e1      	b.n	800b6f2 <__lo0bits+0x1e>
	...

0800b730 <__i2b>:
 800b730:	b510      	push	{r4, lr}
 800b732:	460c      	mov	r4, r1
 800b734:	2101      	movs	r1, #1
 800b736:	f7ff ff05 	bl	800b544 <_Balloc>
 800b73a:	4602      	mov	r2, r0
 800b73c:	b928      	cbnz	r0, 800b74a <__i2b+0x1a>
 800b73e:	4b05      	ldr	r3, [pc, #20]	; (800b754 <__i2b+0x24>)
 800b740:	4805      	ldr	r0, [pc, #20]	; (800b758 <__i2b+0x28>)
 800b742:	f240 1145 	movw	r1, #325	; 0x145
 800b746:	f7fe ff65 	bl	800a614 <__assert_func>
 800b74a:	2301      	movs	r3, #1
 800b74c:	6144      	str	r4, [r0, #20]
 800b74e:	6103      	str	r3, [r0, #16]
 800b750:	bd10      	pop	{r4, pc}
 800b752:	bf00      	nop
 800b754:	0800ca23 	.word	0x0800ca23
 800b758:	0800ca34 	.word	0x0800ca34

0800b75c <__multiply>:
 800b75c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b760:	4691      	mov	r9, r2
 800b762:	690a      	ldr	r2, [r1, #16]
 800b764:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b768:	429a      	cmp	r2, r3
 800b76a:	bfb8      	it	lt
 800b76c:	460b      	movlt	r3, r1
 800b76e:	460c      	mov	r4, r1
 800b770:	bfbc      	itt	lt
 800b772:	464c      	movlt	r4, r9
 800b774:	4699      	movlt	r9, r3
 800b776:	6927      	ldr	r7, [r4, #16]
 800b778:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b77c:	68a3      	ldr	r3, [r4, #8]
 800b77e:	6861      	ldr	r1, [r4, #4]
 800b780:	eb07 060a 	add.w	r6, r7, sl
 800b784:	42b3      	cmp	r3, r6
 800b786:	b085      	sub	sp, #20
 800b788:	bfb8      	it	lt
 800b78a:	3101      	addlt	r1, #1
 800b78c:	f7ff feda 	bl	800b544 <_Balloc>
 800b790:	b930      	cbnz	r0, 800b7a0 <__multiply+0x44>
 800b792:	4602      	mov	r2, r0
 800b794:	4b44      	ldr	r3, [pc, #272]	; (800b8a8 <__multiply+0x14c>)
 800b796:	4845      	ldr	r0, [pc, #276]	; (800b8ac <__multiply+0x150>)
 800b798:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b79c:	f7fe ff3a 	bl	800a614 <__assert_func>
 800b7a0:	f100 0514 	add.w	r5, r0, #20
 800b7a4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b7a8:	462b      	mov	r3, r5
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	4543      	cmp	r3, r8
 800b7ae:	d321      	bcc.n	800b7f4 <__multiply+0x98>
 800b7b0:	f104 0314 	add.w	r3, r4, #20
 800b7b4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b7b8:	f109 0314 	add.w	r3, r9, #20
 800b7bc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b7c0:	9202      	str	r2, [sp, #8]
 800b7c2:	1b3a      	subs	r2, r7, r4
 800b7c4:	3a15      	subs	r2, #21
 800b7c6:	f022 0203 	bic.w	r2, r2, #3
 800b7ca:	3204      	adds	r2, #4
 800b7cc:	f104 0115 	add.w	r1, r4, #21
 800b7d0:	428f      	cmp	r7, r1
 800b7d2:	bf38      	it	cc
 800b7d4:	2204      	movcc	r2, #4
 800b7d6:	9201      	str	r2, [sp, #4]
 800b7d8:	9a02      	ldr	r2, [sp, #8]
 800b7da:	9303      	str	r3, [sp, #12]
 800b7dc:	429a      	cmp	r2, r3
 800b7de:	d80c      	bhi.n	800b7fa <__multiply+0x9e>
 800b7e0:	2e00      	cmp	r6, #0
 800b7e2:	dd03      	ble.n	800b7ec <__multiply+0x90>
 800b7e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d05b      	beq.n	800b8a4 <__multiply+0x148>
 800b7ec:	6106      	str	r6, [r0, #16]
 800b7ee:	b005      	add	sp, #20
 800b7f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7f4:	f843 2b04 	str.w	r2, [r3], #4
 800b7f8:	e7d8      	b.n	800b7ac <__multiply+0x50>
 800b7fa:	f8b3 a000 	ldrh.w	sl, [r3]
 800b7fe:	f1ba 0f00 	cmp.w	sl, #0
 800b802:	d024      	beq.n	800b84e <__multiply+0xf2>
 800b804:	f104 0e14 	add.w	lr, r4, #20
 800b808:	46a9      	mov	r9, r5
 800b80a:	f04f 0c00 	mov.w	ip, #0
 800b80e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b812:	f8d9 1000 	ldr.w	r1, [r9]
 800b816:	fa1f fb82 	uxth.w	fp, r2
 800b81a:	b289      	uxth	r1, r1
 800b81c:	fb0a 110b 	mla	r1, sl, fp, r1
 800b820:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b824:	f8d9 2000 	ldr.w	r2, [r9]
 800b828:	4461      	add	r1, ip
 800b82a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b82e:	fb0a c20b 	mla	r2, sl, fp, ip
 800b832:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b836:	b289      	uxth	r1, r1
 800b838:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b83c:	4577      	cmp	r7, lr
 800b83e:	f849 1b04 	str.w	r1, [r9], #4
 800b842:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b846:	d8e2      	bhi.n	800b80e <__multiply+0xb2>
 800b848:	9a01      	ldr	r2, [sp, #4]
 800b84a:	f845 c002 	str.w	ip, [r5, r2]
 800b84e:	9a03      	ldr	r2, [sp, #12]
 800b850:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b854:	3304      	adds	r3, #4
 800b856:	f1b9 0f00 	cmp.w	r9, #0
 800b85a:	d021      	beq.n	800b8a0 <__multiply+0x144>
 800b85c:	6829      	ldr	r1, [r5, #0]
 800b85e:	f104 0c14 	add.w	ip, r4, #20
 800b862:	46ae      	mov	lr, r5
 800b864:	f04f 0a00 	mov.w	sl, #0
 800b868:	f8bc b000 	ldrh.w	fp, [ip]
 800b86c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b870:	fb09 220b 	mla	r2, r9, fp, r2
 800b874:	4452      	add	r2, sl
 800b876:	b289      	uxth	r1, r1
 800b878:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b87c:	f84e 1b04 	str.w	r1, [lr], #4
 800b880:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b884:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b888:	f8be 1000 	ldrh.w	r1, [lr]
 800b88c:	fb09 110a 	mla	r1, r9, sl, r1
 800b890:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b894:	4567      	cmp	r7, ip
 800b896:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b89a:	d8e5      	bhi.n	800b868 <__multiply+0x10c>
 800b89c:	9a01      	ldr	r2, [sp, #4]
 800b89e:	50a9      	str	r1, [r5, r2]
 800b8a0:	3504      	adds	r5, #4
 800b8a2:	e799      	b.n	800b7d8 <__multiply+0x7c>
 800b8a4:	3e01      	subs	r6, #1
 800b8a6:	e79b      	b.n	800b7e0 <__multiply+0x84>
 800b8a8:	0800ca23 	.word	0x0800ca23
 800b8ac:	0800ca34 	.word	0x0800ca34

0800b8b0 <__pow5mult>:
 800b8b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8b4:	4615      	mov	r5, r2
 800b8b6:	f012 0203 	ands.w	r2, r2, #3
 800b8ba:	4606      	mov	r6, r0
 800b8bc:	460f      	mov	r7, r1
 800b8be:	d007      	beq.n	800b8d0 <__pow5mult+0x20>
 800b8c0:	4c25      	ldr	r4, [pc, #148]	; (800b958 <__pow5mult+0xa8>)
 800b8c2:	3a01      	subs	r2, #1
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b8ca:	f7ff fe9d 	bl	800b608 <__multadd>
 800b8ce:	4607      	mov	r7, r0
 800b8d0:	10ad      	asrs	r5, r5, #2
 800b8d2:	d03d      	beq.n	800b950 <__pow5mult+0xa0>
 800b8d4:	69f4      	ldr	r4, [r6, #28]
 800b8d6:	b97c      	cbnz	r4, 800b8f8 <__pow5mult+0x48>
 800b8d8:	2010      	movs	r0, #16
 800b8da:	f7ff fd7f 	bl	800b3dc <malloc>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	61f0      	str	r0, [r6, #28]
 800b8e2:	b928      	cbnz	r0, 800b8f0 <__pow5mult+0x40>
 800b8e4:	4b1d      	ldr	r3, [pc, #116]	; (800b95c <__pow5mult+0xac>)
 800b8e6:	481e      	ldr	r0, [pc, #120]	; (800b960 <__pow5mult+0xb0>)
 800b8e8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b8ec:	f7fe fe92 	bl	800a614 <__assert_func>
 800b8f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b8f4:	6004      	str	r4, [r0, #0]
 800b8f6:	60c4      	str	r4, [r0, #12]
 800b8f8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b8fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b900:	b94c      	cbnz	r4, 800b916 <__pow5mult+0x66>
 800b902:	f240 2171 	movw	r1, #625	; 0x271
 800b906:	4630      	mov	r0, r6
 800b908:	f7ff ff12 	bl	800b730 <__i2b>
 800b90c:	2300      	movs	r3, #0
 800b90e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b912:	4604      	mov	r4, r0
 800b914:	6003      	str	r3, [r0, #0]
 800b916:	f04f 0900 	mov.w	r9, #0
 800b91a:	07eb      	lsls	r3, r5, #31
 800b91c:	d50a      	bpl.n	800b934 <__pow5mult+0x84>
 800b91e:	4639      	mov	r1, r7
 800b920:	4622      	mov	r2, r4
 800b922:	4630      	mov	r0, r6
 800b924:	f7ff ff1a 	bl	800b75c <__multiply>
 800b928:	4639      	mov	r1, r7
 800b92a:	4680      	mov	r8, r0
 800b92c:	4630      	mov	r0, r6
 800b92e:	f7ff fe49 	bl	800b5c4 <_Bfree>
 800b932:	4647      	mov	r7, r8
 800b934:	106d      	asrs	r5, r5, #1
 800b936:	d00b      	beq.n	800b950 <__pow5mult+0xa0>
 800b938:	6820      	ldr	r0, [r4, #0]
 800b93a:	b938      	cbnz	r0, 800b94c <__pow5mult+0x9c>
 800b93c:	4622      	mov	r2, r4
 800b93e:	4621      	mov	r1, r4
 800b940:	4630      	mov	r0, r6
 800b942:	f7ff ff0b 	bl	800b75c <__multiply>
 800b946:	6020      	str	r0, [r4, #0]
 800b948:	f8c0 9000 	str.w	r9, [r0]
 800b94c:	4604      	mov	r4, r0
 800b94e:	e7e4      	b.n	800b91a <__pow5mult+0x6a>
 800b950:	4638      	mov	r0, r7
 800b952:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b956:	bf00      	nop
 800b958:	0800cb80 	.word	0x0800cb80
 800b95c:	0800c911 	.word	0x0800c911
 800b960:	0800ca34 	.word	0x0800ca34

0800b964 <__lshift>:
 800b964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b968:	460c      	mov	r4, r1
 800b96a:	6849      	ldr	r1, [r1, #4]
 800b96c:	6923      	ldr	r3, [r4, #16]
 800b96e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b972:	68a3      	ldr	r3, [r4, #8]
 800b974:	4607      	mov	r7, r0
 800b976:	4691      	mov	r9, r2
 800b978:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b97c:	f108 0601 	add.w	r6, r8, #1
 800b980:	42b3      	cmp	r3, r6
 800b982:	db0b      	blt.n	800b99c <__lshift+0x38>
 800b984:	4638      	mov	r0, r7
 800b986:	f7ff fddd 	bl	800b544 <_Balloc>
 800b98a:	4605      	mov	r5, r0
 800b98c:	b948      	cbnz	r0, 800b9a2 <__lshift+0x3e>
 800b98e:	4602      	mov	r2, r0
 800b990:	4b28      	ldr	r3, [pc, #160]	; (800ba34 <__lshift+0xd0>)
 800b992:	4829      	ldr	r0, [pc, #164]	; (800ba38 <__lshift+0xd4>)
 800b994:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b998:	f7fe fe3c 	bl	800a614 <__assert_func>
 800b99c:	3101      	adds	r1, #1
 800b99e:	005b      	lsls	r3, r3, #1
 800b9a0:	e7ee      	b.n	800b980 <__lshift+0x1c>
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	f100 0114 	add.w	r1, r0, #20
 800b9a8:	f100 0210 	add.w	r2, r0, #16
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	4553      	cmp	r3, sl
 800b9b0:	db33      	blt.n	800ba1a <__lshift+0xb6>
 800b9b2:	6920      	ldr	r0, [r4, #16]
 800b9b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b9b8:	f104 0314 	add.w	r3, r4, #20
 800b9bc:	f019 091f 	ands.w	r9, r9, #31
 800b9c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b9c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b9c8:	d02b      	beq.n	800ba22 <__lshift+0xbe>
 800b9ca:	f1c9 0e20 	rsb	lr, r9, #32
 800b9ce:	468a      	mov	sl, r1
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	6818      	ldr	r0, [r3, #0]
 800b9d4:	fa00 f009 	lsl.w	r0, r0, r9
 800b9d8:	4310      	orrs	r0, r2
 800b9da:	f84a 0b04 	str.w	r0, [sl], #4
 800b9de:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9e2:	459c      	cmp	ip, r3
 800b9e4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b9e8:	d8f3      	bhi.n	800b9d2 <__lshift+0x6e>
 800b9ea:	ebac 0304 	sub.w	r3, ip, r4
 800b9ee:	3b15      	subs	r3, #21
 800b9f0:	f023 0303 	bic.w	r3, r3, #3
 800b9f4:	3304      	adds	r3, #4
 800b9f6:	f104 0015 	add.w	r0, r4, #21
 800b9fa:	4584      	cmp	ip, r0
 800b9fc:	bf38      	it	cc
 800b9fe:	2304      	movcc	r3, #4
 800ba00:	50ca      	str	r2, [r1, r3]
 800ba02:	b10a      	cbz	r2, 800ba08 <__lshift+0xa4>
 800ba04:	f108 0602 	add.w	r6, r8, #2
 800ba08:	3e01      	subs	r6, #1
 800ba0a:	4638      	mov	r0, r7
 800ba0c:	612e      	str	r6, [r5, #16]
 800ba0e:	4621      	mov	r1, r4
 800ba10:	f7ff fdd8 	bl	800b5c4 <_Bfree>
 800ba14:	4628      	mov	r0, r5
 800ba16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba1a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ba1e:	3301      	adds	r3, #1
 800ba20:	e7c5      	b.n	800b9ae <__lshift+0x4a>
 800ba22:	3904      	subs	r1, #4
 800ba24:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba28:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba2c:	459c      	cmp	ip, r3
 800ba2e:	d8f9      	bhi.n	800ba24 <__lshift+0xc0>
 800ba30:	e7ea      	b.n	800ba08 <__lshift+0xa4>
 800ba32:	bf00      	nop
 800ba34:	0800ca23 	.word	0x0800ca23
 800ba38:	0800ca34 	.word	0x0800ca34

0800ba3c <__mcmp>:
 800ba3c:	b530      	push	{r4, r5, lr}
 800ba3e:	6902      	ldr	r2, [r0, #16]
 800ba40:	690c      	ldr	r4, [r1, #16]
 800ba42:	1b12      	subs	r2, r2, r4
 800ba44:	d10e      	bne.n	800ba64 <__mcmp+0x28>
 800ba46:	f100 0314 	add.w	r3, r0, #20
 800ba4a:	3114      	adds	r1, #20
 800ba4c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ba50:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ba54:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ba58:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ba5c:	42a5      	cmp	r5, r4
 800ba5e:	d003      	beq.n	800ba68 <__mcmp+0x2c>
 800ba60:	d305      	bcc.n	800ba6e <__mcmp+0x32>
 800ba62:	2201      	movs	r2, #1
 800ba64:	4610      	mov	r0, r2
 800ba66:	bd30      	pop	{r4, r5, pc}
 800ba68:	4283      	cmp	r3, r0
 800ba6a:	d3f3      	bcc.n	800ba54 <__mcmp+0x18>
 800ba6c:	e7fa      	b.n	800ba64 <__mcmp+0x28>
 800ba6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ba72:	e7f7      	b.n	800ba64 <__mcmp+0x28>

0800ba74 <__mdiff>:
 800ba74:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba78:	460c      	mov	r4, r1
 800ba7a:	4606      	mov	r6, r0
 800ba7c:	4611      	mov	r1, r2
 800ba7e:	4620      	mov	r0, r4
 800ba80:	4690      	mov	r8, r2
 800ba82:	f7ff ffdb 	bl	800ba3c <__mcmp>
 800ba86:	1e05      	subs	r5, r0, #0
 800ba88:	d110      	bne.n	800baac <__mdiff+0x38>
 800ba8a:	4629      	mov	r1, r5
 800ba8c:	4630      	mov	r0, r6
 800ba8e:	f7ff fd59 	bl	800b544 <_Balloc>
 800ba92:	b930      	cbnz	r0, 800baa2 <__mdiff+0x2e>
 800ba94:	4b3a      	ldr	r3, [pc, #232]	; (800bb80 <__mdiff+0x10c>)
 800ba96:	4602      	mov	r2, r0
 800ba98:	f240 2137 	movw	r1, #567	; 0x237
 800ba9c:	4839      	ldr	r0, [pc, #228]	; (800bb84 <__mdiff+0x110>)
 800ba9e:	f7fe fdb9 	bl	800a614 <__assert_func>
 800baa2:	2301      	movs	r3, #1
 800baa4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800baa8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baac:	bfa4      	itt	ge
 800baae:	4643      	movge	r3, r8
 800bab0:	46a0      	movge	r8, r4
 800bab2:	4630      	mov	r0, r6
 800bab4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bab8:	bfa6      	itte	ge
 800baba:	461c      	movge	r4, r3
 800babc:	2500      	movge	r5, #0
 800babe:	2501      	movlt	r5, #1
 800bac0:	f7ff fd40 	bl	800b544 <_Balloc>
 800bac4:	b920      	cbnz	r0, 800bad0 <__mdiff+0x5c>
 800bac6:	4b2e      	ldr	r3, [pc, #184]	; (800bb80 <__mdiff+0x10c>)
 800bac8:	4602      	mov	r2, r0
 800baca:	f240 2145 	movw	r1, #581	; 0x245
 800bace:	e7e5      	b.n	800ba9c <__mdiff+0x28>
 800bad0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bad4:	6926      	ldr	r6, [r4, #16]
 800bad6:	60c5      	str	r5, [r0, #12]
 800bad8:	f104 0914 	add.w	r9, r4, #20
 800badc:	f108 0514 	add.w	r5, r8, #20
 800bae0:	f100 0e14 	add.w	lr, r0, #20
 800bae4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bae8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800baec:	f108 0210 	add.w	r2, r8, #16
 800baf0:	46f2      	mov	sl, lr
 800baf2:	2100      	movs	r1, #0
 800baf4:	f859 3b04 	ldr.w	r3, [r9], #4
 800baf8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bafc:	fa11 f88b 	uxtah	r8, r1, fp
 800bb00:	b299      	uxth	r1, r3
 800bb02:	0c1b      	lsrs	r3, r3, #16
 800bb04:	eba8 0801 	sub.w	r8, r8, r1
 800bb08:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bb0c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bb10:	fa1f f888 	uxth.w	r8, r8
 800bb14:	1419      	asrs	r1, r3, #16
 800bb16:	454e      	cmp	r6, r9
 800bb18:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bb1c:	f84a 3b04 	str.w	r3, [sl], #4
 800bb20:	d8e8      	bhi.n	800baf4 <__mdiff+0x80>
 800bb22:	1b33      	subs	r3, r6, r4
 800bb24:	3b15      	subs	r3, #21
 800bb26:	f023 0303 	bic.w	r3, r3, #3
 800bb2a:	3304      	adds	r3, #4
 800bb2c:	3415      	adds	r4, #21
 800bb2e:	42a6      	cmp	r6, r4
 800bb30:	bf38      	it	cc
 800bb32:	2304      	movcc	r3, #4
 800bb34:	441d      	add	r5, r3
 800bb36:	4473      	add	r3, lr
 800bb38:	469e      	mov	lr, r3
 800bb3a:	462e      	mov	r6, r5
 800bb3c:	4566      	cmp	r6, ip
 800bb3e:	d30e      	bcc.n	800bb5e <__mdiff+0xea>
 800bb40:	f10c 0203 	add.w	r2, ip, #3
 800bb44:	1b52      	subs	r2, r2, r5
 800bb46:	f022 0203 	bic.w	r2, r2, #3
 800bb4a:	3d03      	subs	r5, #3
 800bb4c:	45ac      	cmp	ip, r5
 800bb4e:	bf38      	it	cc
 800bb50:	2200      	movcc	r2, #0
 800bb52:	4413      	add	r3, r2
 800bb54:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bb58:	b17a      	cbz	r2, 800bb7a <__mdiff+0x106>
 800bb5a:	6107      	str	r7, [r0, #16]
 800bb5c:	e7a4      	b.n	800baa8 <__mdiff+0x34>
 800bb5e:	f856 8b04 	ldr.w	r8, [r6], #4
 800bb62:	fa11 f288 	uxtah	r2, r1, r8
 800bb66:	1414      	asrs	r4, r2, #16
 800bb68:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bb6c:	b292      	uxth	r2, r2
 800bb6e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bb72:	f84e 2b04 	str.w	r2, [lr], #4
 800bb76:	1421      	asrs	r1, r4, #16
 800bb78:	e7e0      	b.n	800bb3c <__mdiff+0xc8>
 800bb7a:	3f01      	subs	r7, #1
 800bb7c:	e7ea      	b.n	800bb54 <__mdiff+0xe0>
 800bb7e:	bf00      	nop
 800bb80:	0800ca23 	.word	0x0800ca23
 800bb84:	0800ca34 	.word	0x0800ca34

0800bb88 <__d2b>:
 800bb88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bb8c:	460f      	mov	r7, r1
 800bb8e:	2101      	movs	r1, #1
 800bb90:	ec59 8b10 	vmov	r8, r9, d0
 800bb94:	4616      	mov	r6, r2
 800bb96:	f7ff fcd5 	bl	800b544 <_Balloc>
 800bb9a:	4604      	mov	r4, r0
 800bb9c:	b930      	cbnz	r0, 800bbac <__d2b+0x24>
 800bb9e:	4602      	mov	r2, r0
 800bba0:	4b24      	ldr	r3, [pc, #144]	; (800bc34 <__d2b+0xac>)
 800bba2:	4825      	ldr	r0, [pc, #148]	; (800bc38 <__d2b+0xb0>)
 800bba4:	f240 310f 	movw	r1, #783	; 0x30f
 800bba8:	f7fe fd34 	bl	800a614 <__assert_func>
 800bbac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bbb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bbb4:	bb2d      	cbnz	r5, 800bc02 <__d2b+0x7a>
 800bbb6:	9301      	str	r3, [sp, #4]
 800bbb8:	f1b8 0300 	subs.w	r3, r8, #0
 800bbbc:	d026      	beq.n	800bc0c <__d2b+0x84>
 800bbbe:	4668      	mov	r0, sp
 800bbc0:	9300      	str	r3, [sp, #0]
 800bbc2:	f7ff fd87 	bl	800b6d4 <__lo0bits>
 800bbc6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bbca:	b1e8      	cbz	r0, 800bc08 <__d2b+0x80>
 800bbcc:	f1c0 0320 	rsb	r3, r0, #32
 800bbd0:	fa02 f303 	lsl.w	r3, r2, r3
 800bbd4:	430b      	orrs	r3, r1
 800bbd6:	40c2      	lsrs	r2, r0
 800bbd8:	6163      	str	r3, [r4, #20]
 800bbda:	9201      	str	r2, [sp, #4]
 800bbdc:	9b01      	ldr	r3, [sp, #4]
 800bbde:	61a3      	str	r3, [r4, #24]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	bf14      	ite	ne
 800bbe4:	2202      	movne	r2, #2
 800bbe6:	2201      	moveq	r2, #1
 800bbe8:	6122      	str	r2, [r4, #16]
 800bbea:	b1bd      	cbz	r5, 800bc1c <__d2b+0x94>
 800bbec:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bbf0:	4405      	add	r5, r0
 800bbf2:	603d      	str	r5, [r7, #0]
 800bbf4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bbf8:	6030      	str	r0, [r6, #0]
 800bbfa:	4620      	mov	r0, r4
 800bbfc:	b003      	add	sp, #12
 800bbfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bc02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc06:	e7d6      	b.n	800bbb6 <__d2b+0x2e>
 800bc08:	6161      	str	r1, [r4, #20]
 800bc0a:	e7e7      	b.n	800bbdc <__d2b+0x54>
 800bc0c:	a801      	add	r0, sp, #4
 800bc0e:	f7ff fd61 	bl	800b6d4 <__lo0bits>
 800bc12:	9b01      	ldr	r3, [sp, #4]
 800bc14:	6163      	str	r3, [r4, #20]
 800bc16:	3020      	adds	r0, #32
 800bc18:	2201      	movs	r2, #1
 800bc1a:	e7e5      	b.n	800bbe8 <__d2b+0x60>
 800bc1c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bc20:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bc24:	6038      	str	r0, [r7, #0]
 800bc26:	6918      	ldr	r0, [r3, #16]
 800bc28:	f7ff fd34 	bl	800b694 <__hi0bits>
 800bc2c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bc30:	e7e2      	b.n	800bbf8 <__d2b+0x70>
 800bc32:	bf00      	nop
 800bc34:	0800ca23 	.word	0x0800ca23
 800bc38:	0800ca34 	.word	0x0800ca34

0800bc3c <__ssputs_r>:
 800bc3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc40:	688e      	ldr	r6, [r1, #8]
 800bc42:	461f      	mov	r7, r3
 800bc44:	42be      	cmp	r6, r7
 800bc46:	680b      	ldr	r3, [r1, #0]
 800bc48:	4682      	mov	sl, r0
 800bc4a:	460c      	mov	r4, r1
 800bc4c:	4690      	mov	r8, r2
 800bc4e:	d82c      	bhi.n	800bcaa <__ssputs_r+0x6e>
 800bc50:	898a      	ldrh	r2, [r1, #12]
 800bc52:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bc56:	d026      	beq.n	800bca6 <__ssputs_r+0x6a>
 800bc58:	6965      	ldr	r5, [r4, #20]
 800bc5a:	6909      	ldr	r1, [r1, #16]
 800bc5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bc60:	eba3 0901 	sub.w	r9, r3, r1
 800bc64:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc68:	1c7b      	adds	r3, r7, #1
 800bc6a:	444b      	add	r3, r9
 800bc6c:	106d      	asrs	r5, r5, #1
 800bc6e:	429d      	cmp	r5, r3
 800bc70:	bf38      	it	cc
 800bc72:	461d      	movcc	r5, r3
 800bc74:	0553      	lsls	r3, r2, #21
 800bc76:	d527      	bpl.n	800bcc8 <__ssputs_r+0x8c>
 800bc78:	4629      	mov	r1, r5
 800bc7a:	f7ff fbd7 	bl	800b42c <_malloc_r>
 800bc7e:	4606      	mov	r6, r0
 800bc80:	b360      	cbz	r0, 800bcdc <__ssputs_r+0xa0>
 800bc82:	6921      	ldr	r1, [r4, #16]
 800bc84:	464a      	mov	r2, r9
 800bc86:	f000 fa1b 	bl	800c0c0 <memcpy>
 800bc8a:	89a3      	ldrh	r3, [r4, #12]
 800bc8c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bc90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc94:	81a3      	strh	r3, [r4, #12]
 800bc96:	6126      	str	r6, [r4, #16]
 800bc98:	6165      	str	r5, [r4, #20]
 800bc9a:	444e      	add	r6, r9
 800bc9c:	eba5 0509 	sub.w	r5, r5, r9
 800bca0:	6026      	str	r6, [r4, #0]
 800bca2:	60a5      	str	r5, [r4, #8]
 800bca4:	463e      	mov	r6, r7
 800bca6:	42be      	cmp	r6, r7
 800bca8:	d900      	bls.n	800bcac <__ssputs_r+0x70>
 800bcaa:	463e      	mov	r6, r7
 800bcac:	6820      	ldr	r0, [r4, #0]
 800bcae:	4632      	mov	r2, r6
 800bcb0:	4641      	mov	r1, r8
 800bcb2:	f000 f9db 	bl	800c06c <memmove>
 800bcb6:	68a3      	ldr	r3, [r4, #8]
 800bcb8:	1b9b      	subs	r3, r3, r6
 800bcba:	60a3      	str	r3, [r4, #8]
 800bcbc:	6823      	ldr	r3, [r4, #0]
 800bcbe:	4433      	add	r3, r6
 800bcc0:	6023      	str	r3, [r4, #0]
 800bcc2:	2000      	movs	r0, #0
 800bcc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcc8:	462a      	mov	r2, r5
 800bcca:	f000 fa36 	bl	800c13a <_realloc_r>
 800bcce:	4606      	mov	r6, r0
 800bcd0:	2800      	cmp	r0, #0
 800bcd2:	d1e0      	bne.n	800bc96 <__ssputs_r+0x5a>
 800bcd4:	6921      	ldr	r1, [r4, #16]
 800bcd6:	4650      	mov	r0, sl
 800bcd8:	f7ff fb34 	bl	800b344 <_free_r>
 800bcdc:	230c      	movs	r3, #12
 800bcde:	f8ca 3000 	str.w	r3, [sl]
 800bce2:	89a3      	ldrh	r3, [r4, #12]
 800bce4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bce8:	81a3      	strh	r3, [r4, #12]
 800bcea:	f04f 30ff 	mov.w	r0, #4294967295
 800bcee:	e7e9      	b.n	800bcc4 <__ssputs_r+0x88>

0800bcf0 <_svfiprintf_r>:
 800bcf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcf4:	4698      	mov	r8, r3
 800bcf6:	898b      	ldrh	r3, [r1, #12]
 800bcf8:	061b      	lsls	r3, r3, #24
 800bcfa:	b09d      	sub	sp, #116	; 0x74
 800bcfc:	4607      	mov	r7, r0
 800bcfe:	460d      	mov	r5, r1
 800bd00:	4614      	mov	r4, r2
 800bd02:	d50e      	bpl.n	800bd22 <_svfiprintf_r+0x32>
 800bd04:	690b      	ldr	r3, [r1, #16]
 800bd06:	b963      	cbnz	r3, 800bd22 <_svfiprintf_r+0x32>
 800bd08:	2140      	movs	r1, #64	; 0x40
 800bd0a:	f7ff fb8f 	bl	800b42c <_malloc_r>
 800bd0e:	6028      	str	r0, [r5, #0]
 800bd10:	6128      	str	r0, [r5, #16]
 800bd12:	b920      	cbnz	r0, 800bd1e <_svfiprintf_r+0x2e>
 800bd14:	230c      	movs	r3, #12
 800bd16:	603b      	str	r3, [r7, #0]
 800bd18:	f04f 30ff 	mov.w	r0, #4294967295
 800bd1c:	e0d0      	b.n	800bec0 <_svfiprintf_r+0x1d0>
 800bd1e:	2340      	movs	r3, #64	; 0x40
 800bd20:	616b      	str	r3, [r5, #20]
 800bd22:	2300      	movs	r3, #0
 800bd24:	9309      	str	r3, [sp, #36]	; 0x24
 800bd26:	2320      	movs	r3, #32
 800bd28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd2c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd30:	2330      	movs	r3, #48	; 0x30
 800bd32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bed8 <_svfiprintf_r+0x1e8>
 800bd36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd3a:	f04f 0901 	mov.w	r9, #1
 800bd3e:	4623      	mov	r3, r4
 800bd40:	469a      	mov	sl, r3
 800bd42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd46:	b10a      	cbz	r2, 800bd4c <_svfiprintf_r+0x5c>
 800bd48:	2a25      	cmp	r2, #37	; 0x25
 800bd4a:	d1f9      	bne.n	800bd40 <_svfiprintf_r+0x50>
 800bd4c:	ebba 0b04 	subs.w	fp, sl, r4
 800bd50:	d00b      	beq.n	800bd6a <_svfiprintf_r+0x7a>
 800bd52:	465b      	mov	r3, fp
 800bd54:	4622      	mov	r2, r4
 800bd56:	4629      	mov	r1, r5
 800bd58:	4638      	mov	r0, r7
 800bd5a:	f7ff ff6f 	bl	800bc3c <__ssputs_r>
 800bd5e:	3001      	adds	r0, #1
 800bd60:	f000 80a9 	beq.w	800beb6 <_svfiprintf_r+0x1c6>
 800bd64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd66:	445a      	add	r2, fp
 800bd68:	9209      	str	r2, [sp, #36]	; 0x24
 800bd6a:	f89a 3000 	ldrb.w	r3, [sl]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	f000 80a1 	beq.w	800beb6 <_svfiprintf_r+0x1c6>
 800bd74:	2300      	movs	r3, #0
 800bd76:	f04f 32ff 	mov.w	r2, #4294967295
 800bd7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd7e:	f10a 0a01 	add.w	sl, sl, #1
 800bd82:	9304      	str	r3, [sp, #16]
 800bd84:	9307      	str	r3, [sp, #28]
 800bd86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bd8a:	931a      	str	r3, [sp, #104]	; 0x68
 800bd8c:	4654      	mov	r4, sl
 800bd8e:	2205      	movs	r2, #5
 800bd90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd94:	4850      	ldr	r0, [pc, #320]	; (800bed8 <_svfiprintf_r+0x1e8>)
 800bd96:	f7f4 fa53 	bl	8000240 <memchr>
 800bd9a:	9a04      	ldr	r2, [sp, #16]
 800bd9c:	b9d8      	cbnz	r0, 800bdd6 <_svfiprintf_r+0xe6>
 800bd9e:	06d0      	lsls	r0, r2, #27
 800bda0:	bf44      	itt	mi
 800bda2:	2320      	movmi	r3, #32
 800bda4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bda8:	0711      	lsls	r1, r2, #28
 800bdaa:	bf44      	itt	mi
 800bdac:	232b      	movmi	r3, #43	; 0x2b
 800bdae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdb2:	f89a 3000 	ldrb.w	r3, [sl]
 800bdb6:	2b2a      	cmp	r3, #42	; 0x2a
 800bdb8:	d015      	beq.n	800bde6 <_svfiprintf_r+0xf6>
 800bdba:	9a07      	ldr	r2, [sp, #28]
 800bdbc:	4654      	mov	r4, sl
 800bdbe:	2000      	movs	r0, #0
 800bdc0:	f04f 0c0a 	mov.w	ip, #10
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdca:	3b30      	subs	r3, #48	; 0x30
 800bdcc:	2b09      	cmp	r3, #9
 800bdce:	d94d      	bls.n	800be6c <_svfiprintf_r+0x17c>
 800bdd0:	b1b0      	cbz	r0, 800be00 <_svfiprintf_r+0x110>
 800bdd2:	9207      	str	r2, [sp, #28]
 800bdd4:	e014      	b.n	800be00 <_svfiprintf_r+0x110>
 800bdd6:	eba0 0308 	sub.w	r3, r0, r8
 800bdda:	fa09 f303 	lsl.w	r3, r9, r3
 800bdde:	4313      	orrs	r3, r2
 800bde0:	9304      	str	r3, [sp, #16]
 800bde2:	46a2      	mov	sl, r4
 800bde4:	e7d2      	b.n	800bd8c <_svfiprintf_r+0x9c>
 800bde6:	9b03      	ldr	r3, [sp, #12]
 800bde8:	1d19      	adds	r1, r3, #4
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	9103      	str	r1, [sp, #12]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	bfbb      	ittet	lt
 800bdf2:	425b      	neglt	r3, r3
 800bdf4:	f042 0202 	orrlt.w	r2, r2, #2
 800bdf8:	9307      	strge	r3, [sp, #28]
 800bdfa:	9307      	strlt	r3, [sp, #28]
 800bdfc:	bfb8      	it	lt
 800bdfe:	9204      	strlt	r2, [sp, #16]
 800be00:	7823      	ldrb	r3, [r4, #0]
 800be02:	2b2e      	cmp	r3, #46	; 0x2e
 800be04:	d10c      	bne.n	800be20 <_svfiprintf_r+0x130>
 800be06:	7863      	ldrb	r3, [r4, #1]
 800be08:	2b2a      	cmp	r3, #42	; 0x2a
 800be0a:	d134      	bne.n	800be76 <_svfiprintf_r+0x186>
 800be0c:	9b03      	ldr	r3, [sp, #12]
 800be0e:	1d1a      	adds	r2, r3, #4
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	9203      	str	r2, [sp, #12]
 800be14:	2b00      	cmp	r3, #0
 800be16:	bfb8      	it	lt
 800be18:	f04f 33ff 	movlt.w	r3, #4294967295
 800be1c:	3402      	adds	r4, #2
 800be1e:	9305      	str	r3, [sp, #20]
 800be20:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bee8 <_svfiprintf_r+0x1f8>
 800be24:	7821      	ldrb	r1, [r4, #0]
 800be26:	2203      	movs	r2, #3
 800be28:	4650      	mov	r0, sl
 800be2a:	f7f4 fa09 	bl	8000240 <memchr>
 800be2e:	b138      	cbz	r0, 800be40 <_svfiprintf_r+0x150>
 800be30:	9b04      	ldr	r3, [sp, #16]
 800be32:	eba0 000a 	sub.w	r0, r0, sl
 800be36:	2240      	movs	r2, #64	; 0x40
 800be38:	4082      	lsls	r2, r0
 800be3a:	4313      	orrs	r3, r2
 800be3c:	3401      	adds	r4, #1
 800be3e:	9304      	str	r3, [sp, #16]
 800be40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be44:	4825      	ldr	r0, [pc, #148]	; (800bedc <_svfiprintf_r+0x1ec>)
 800be46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be4a:	2206      	movs	r2, #6
 800be4c:	f7f4 f9f8 	bl	8000240 <memchr>
 800be50:	2800      	cmp	r0, #0
 800be52:	d038      	beq.n	800bec6 <_svfiprintf_r+0x1d6>
 800be54:	4b22      	ldr	r3, [pc, #136]	; (800bee0 <_svfiprintf_r+0x1f0>)
 800be56:	bb1b      	cbnz	r3, 800bea0 <_svfiprintf_r+0x1b0>
 800be58:	9b03      	ldr	r3, [sp, #12]
 800be5a:	3307      	adds	r3, #7
 800be5c:	f023 0307 	bic.w	r3, r3, #7
 800be60:	3308      	adds	r3, #8
 800be62:	9303      	str	r3, [sp, #12]
 800be64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be66:	4433      	add	r3, r6
 800be68:	9309      	str	r3, [sp, #36]	; 0x24
 800be6a:	e768      	b.n	800bd3e <_svfiprintf_r+0x4e>
 800be6c:	fb0c 3202 	mla	r2, ip, r2, r3
 800be70:	460c      	mov	r4, r1
 800be72:	2001      	movs	r0, #1
 800be74:	e7a6      	b.n	800bdc4 <_svfiprintf_r+0xd4>
 800be76:	2300      	movs	r3, #0
 800be78:	3401      	adds	r4, #1
 800be7a:	9305      	str	r3, [sp, #20]
 800be7c:	4619      	mov	r1, r3
 800be7e:	f04f 0c0a 	mov.w	ip, #10
 800be82:	4620      	mov	r0, r4
 800be84:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be88:	3a30      	subs	r2, #48	; 0x30
 800be8a:	2a09      	cmp	r2, #9
 800be8c:	d903      	bls.n	800be96 <_svfiprintf_r+0x1a6>
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d0c6      	beq.n	800be20 <_svfiprintf_r+0x130>
 800be92:	9105      	str	r1, [sp, #20]
 800be94:	e7c4      	b.n	800be20 <_svfiprintf_r+0x130>
 800be96:	fb0c 2101 	mla	r1, ip, r1, r2
 800be9a:	4604      	mov	r4, r0
 800be9c:	2301      	movs	r3, #1
 800be9e:	e7f0      	b.n	800be82 <_svfiprintf_r+0x192>
 800bea0:	ab03      	add	r3, sp, #12
 800bea2:	9300      	str	r3, [sp, #0]
 800bea4:	462a      	mov	r2, r5
 800bea6:	4b0f      	ldr	r3, [pc, #60]	; (800bee4 <_svfiprintf_r+0x1f4>)
 800bea8:	a904      	add	r1, sp, #16
 800beaa:	4638      	mov	r0, r7
 800beac:	f7fd fdea 	bl	8009a84 <_printf_float>
 800beb0:	1c42      	adds	r2, r0, #1
 800beb2:	4606      	mov	r6, r0
 800beb4:	d1d6      	bne.n	800be64 <_svfiprintf_r+0x174>
 800beb6:	89ab      	ldrh	r3, [r5, #12]
 800beb8:	065b      	lsls	r3, r3, #25
 800beba:	f53f af2d 	bmi.w	800bd18 <_svfiprintf_r+0x28>
 800bebe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bec0:	b01d      	add	sp, #116	; 0x74
 800bec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bec6:	ab03      	add	r3, sp, #12
 800bec8:	9300      	str	r3, [sp, #0]
 800beca:	462a      	mov	r2, r5
 800becc:	4b05      	ldr	r3, [pc, #20]	; (800bee4 <_svfiprintf_r+0x1f4>)
 800bece:	a904      	add	r1, sp, #16
 800bed0:	4638      	mov	r0, r7
 800bed2:	f7fe f87b 	bl	8009fcc <_printf_i>
 800bed6:	e7eb      	b.n	800beb0 <_svfiprintf_r+0x1c0>
 800bed8:	0800cb8c 	.word	0x0800cb8c
 800bedc:	0800cb96 	.word	0x0800cb96
 800bee0:	08009a85 	.word	0x08009a85
 800bee4:	0800bc3d 	.word	0x0800bc3d
 800bee8:	0800cb92 	.word	0x0800cb92

0800beec <__sflush_r>:
 800beec:	898a      	ldrh	r2, [r1, #12]
 800beee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bef2:	4605      	mov	r5, r0
 800bef4:	0710      	lsls	r0, r2, #28
 800bef6:	460c      	mov	r4, r1
 800bef8:	d458      	bmi.n	800bfac <__sflush_r+0xc0>
 800befa:	684b      	ldr	r3, [r1, #4]
 800befc:	2b00      	cmp	r3, #0
 800befe:	dc05      	bgt.n	800bf0c <__sflush_r+0x20>
 800bf00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	dc02      	bgt.n	800bf0c <__sflush_r+0x20>
 800bf06:	2000      	movs	r0, #0
 800bf08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf0e:	2e00      	cmp	r6, #0
 800bf10:	d0f9      	beq.n	800bf06 <__sflush_r+0x1a>
 800bf12:	2300      	movs	r3, #0
 800bf14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bf18:	682f      	ldr	r7, [r5, #0]
 800bf1a:	6a21      	ldr	r1, [r4, #32]
 800bf1c:	602b      	str	r3, [r5, #0]
 800bf1e:	d032      	beq.n	800bf86 <__sflush_r+0x9a>
 800bf20:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bf22:	89a3      	ldrh	r3, [r4, #12]
 800bf24:	075a      	lsls	r2, r3, #29
 800bf26:	d505      	bpl.n	800bf34 <__sflush_r+0x48>
 800bf28:	6863      	ldr	r3, [r4, #4]
 800bf2a:	1ac0      	subs	r0, r0, r3
 800bf2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bf2e:	b10b      	cbz	r3, 800bf34 <__sflush_r+0x48>
 800bf30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bf32:	1ac0      	subs	r0, r0, r3
 800bf34:	2300      	movs	r3, #0
 800bf36:	4602      	mov	r2, r0
 800bf38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bf3a:	6a21      	ldr	r1, [r4, #32]
 800bf3c:	4628      	mov	r0, r5
 800bf3e:	47b0      	blx	r6
 800bf40:	1c43      	adds	r3, r0, #1
 800bf42:	89a3      	ldrh	r3, [r4, #12]
 800bf44:	d106      	bne.n	800bf54 <__sflush_r+0x68>
 800bf46:	6829      	ldr	r1, [r5, #0]
 800bf48:	291d      	cmp	r1, #29
 800bf4a:	d82b      	bhi.n	800bfa4 <__sflush_r+0xb8>
 800bf4c:	4a29      	ldr	r2, [pc, #164]	; (800bff4 <__sflush_r+0x108>)
 800bf4e:	410a      	asrs	r2, r1
 800bf50:	07d6      	lsls	r6, r2, #31
 800bf52:	d427      	bmi.n	800bfa4 <__sflush_r+0xb8>
 800bf54:	2200      	movs	r2, #0
 800bf56:	6062      	str	r2, [r4, #4]
 800bf58:	04d9      	lsls	r1, r3, #19
 800bf5a:	6922      	ldr	r2, [r4, #16]
 800bf5c:	6022      	str	r2, [r4, #0]
 800bf5e:	d504      	bpl.n	800bf6a <__sflush_r+0x7e>
 800bf60:	1c42      	adds	r2, r0, #1
 800bf62:	d101      	bne.n	800bf68 <__sflush_r+0x7c>
 800bf64:	682b      	ldr	r3, [r5, #0]
 800bf66:	b903      	cbnz	r3, 800bf6a <__sflush_r+0x7e>
 800bf68:	6560      	str	r0, [r4, #84]	; 0x54
 800bf6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf6c:	602f      	str	r7, [r5, #0]
 800bf6e:	2900      	cmp	r1, #0
 800bf70:	d0c9      	beq.n	800bf06 <__sflush_r+0x1a>
 800bf72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf76:	4299      	cmp	r1, r3
 800bf78:	d002      	beq.n	800bf80 <__sflush_r+0x94>
 800bf7a:	4628      	mov	r0, r5
 800bf7c:	f7ff f9e2 	bl	800b344 <_free_r>
 800bf80:	2000      	movs	r0, #0
 800bf82:	6360      	str	r0, [r4, #52]	; 0x34
 800bf84:	e7c0      	b.n	800bf08 <__sflush_r+0x1c>
 800bf86:	2301      	movs	r3, #1
 800bf88:	4628      	mov	r0, r5
 800bf8a:	47b0      	blx	r6
 800bf8c:	1c41      	adds	r1, r0, #1
 800bf8e:	d1c8      	bne.n	800bf22 <__sflush_r+0x36>
 800bf90:	682b      	ldr	r3, [r5, #0]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d0c5      	beq.n	800bf22 <__sflush_r+0x36>
 800bf96:	2b1d      	cmp	r3, #29
 800bf98:	d001      	beq.n	800bf9e <__sflush_r+0xb2>
 800bf9a:	2b16      	cmp	r3, #22
 800bf9c:	d101      	bne.n	800bfa2 <__sflush_r+0xb6>
 800bf9e:	602f      	str	r7, [r5, #0]
 800bfa0:	e7b1      	b.n	800bf06 <__sflush_r+0x1a>
 800bfa2:	89a3      	ldrh	r3, [r4, #12]
 800bfa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfa8:	81a3      	strh	r3, [r4, #12]
 800bfaa:	e7ad      	b.n	800bf08 <__sflush_r+0x1c>
 800bfac:	690f      	ldr	r7, [r1, #16]
 800bfae:	2f00      	cmp	r7, #0
 800bfb0:	d0a9      	beq.n	800bf06 <__sflush_r+0x1a>
 800bfb2:	0793      	lsls	r3, r2, #30
 800bfb4:	680e      	ldr	r6, [r1, #0]
 800bfb6:	bf08      	it	eq
 800bfb8:	694b      	ldreq	r3, [r1, #20]
 800bfba:	600f      	str	r7, [r1, #0]
 800bfbc:	bf18      	it	ne
 800bfbe:	2300      	movne	r3, #0
 800bfc0:	eba6 0807 	sub.w	r8, r6, r7
 800bfc4:	608b      	str	r3, [r1, #8]
 800bfc6:	f1b8 0f00 	cmp.w	r8, #0
 800bfca:	dd9c      	ble.n	800bf06 <__sflush_r+0x1a>
 800bfcc:	6a21      	ldr	r1, [r4, #32]
 800bfce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bfd0:	4643      	mov	r3, r8
 800bfd2:	463a      	mov	r2, r7
 800bfd4:	4628      	mov	r0, r5
 800bfd6:	47b0      	blx	r6
 800bfd8:	2800      	cmp	r0, #0
 800bfda:	dc06      	bgt.n	800bfea <__sflush_r+0xfe>
 800bfdc:	89a3      	ldrh	r3, [r4, #12]
 800bfde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfe2:	81a3      	strh	r3, [r4, #12]
 800bfe4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfe8:	e78e      	b.n	800bf08 <__sflush_r+0x1c>
 800bfea:	4407      	add	r7, r0
 800bfec:	eba8 0800 	sub.w	r8, r8, r0
 800bff0:	e7e9      	b.n	800bfc6 <__sflush_r+0xda>
 800bff2:	bf00      	nop
 800bff4:	dfbffffe 	.word	0xdfbffffe

0800bff8 <_fflush_r>:
 800bff8:	b538      	push	{r3, r4, r5, lr}
 800bffa:	690b      	ldr	r3, [r1, #16]
 800bffc:	4605      	mov	r5, r0
 800bffe:	460c      	mov	r4, r1
 800c000:	b913      	cbnz	r3, 800c008 <_fflush_r+0x10>
 800c002:	2500      	movs	r5, #0
 800c004:	4628      	mov	r0, r5
 800c006:	bd38      	pop	{r3, r4, r5, pc}
 800c008:	b118      	cbz	r0, 800c012 <_fflush_r+0x1a>
 800c00a:	6a03      	ldr	r3, [r0, #32]
 800c00c:	b90b      	cbnz	r3, 800c012 <_fflush_r+0x1a>
 800c00e:	f7fe f979 	bl	800a304 <__sinit>
 800c012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d0f3      	beq.n	800c002 <_fflush_r+0xa>
 800c01a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c01c:	07d0      	lsls	r0, r2, #31
 800c01e:	d404      	bmi.n	800c02a <_fflush_r+0x32>
 800c020:	0599      	lsls	r1, r3, #22
 800c022:	d402      	bmi.n	800c02a <_fflush_r+0x32>
 800c024:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c026:	f7fe faf3 	bl	800a610 <__retarget_lock_acquire_recursive>
 800c02a:	4628      	mov	r0, r5
 800c02c:	4621      	mov	r1, r4
 800c02e:	f7ff ff5d 	bl	800beec <__sflush_r>
 800c032:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c034:	07da      	lsls	r2, r3, #31
 800c036:	4605      	mov	r5, r0
 800c038:	d4e4      	bmi.n	800c004 <_fflush_r+0xc>
 800c03a:	89a3      	ldrh	r3, [r4, #12]
 800c03c:	059b      	lsls	r3, r3, #22
 800c03e:	d4e1      	bmi.n	800c004 <_fflush_r+0xc>
 800c040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c042:	f7fe fae6 	bl	800a612 <__retarget_lock_release_recursive>
 800c046:	e7dd      	b.n	800c004 <_fflush_r+0xc>

0800c048 <fiprintf>:
 800c048:	b40e      	push	{r1, r2, r3}
 800c04a:	b503      	push	{r0, r1, lr}
 800c04c:	4601      	mov	r1, r0
 800c04e:	ab03      	add	r3, sp, #12
 800c050:	4805      	ldr	r0, [pc, #20]	; (800c068 <fiprintf+0x20>)
 800c052:	f853 2b04 	ldr.w	r2, [r3], #4
 800c056:	6800      	ldr	r0, [r0, #0]
 800c058:	9301      	str	r3, [sp, #4]
 800c05a:	f000 f8d3 	bl	800c204 <_vfiprintf_r>
 800c05e:	b002      	add	sp, #8
 800c060:	f85d eb04 	ldr.w	lr, [sp], #4
 800c064:	b003      	add	sp, #12
 800c066:	4770      	bx	lr
 800c068:	20000128 	.word	0x20000128

0800c06c <memmove>:
 800c06c:	4288      	cmp	r0, r1
 800c06e:	b510      	push	{r4, lr}
 800c070:	eb01 0402 	add.w	r4, r1, r2
 800c074:	d902      	bls.n	800c07c <memmove+0x10>
 800c076:	4284      	cmp	r4, r0
 800c078:	4623      	mov	r3, r4
 800c07a:	d807      	bhi.n	800c08c <memmove+0x20>
 800c07c:	1e43      	subs	r3, r0, #1
 800c07e:	42a1      	cmp	r1, r4
 800c080:	d008      	beq.n	800c094 <memmove+0x28>
 800c082:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c086:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c08a:	e7f8      	b.n	800c07e <memmove+0x12>
 800c08c:	4402      	add	r2, r0
 800c08e:	4601      	mov	r1, r0
 800c090:	428a      	cmp	r2, r1
 800c092:	d100      	bne.n	800c096 <memmove+0x2a>
 800c094:	bd10      	pop	{r4, pc}
 800c096:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c09a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c09e:	e7f7      	b.n	800c090 <memmove+0x24>

0800c0a0 <_sbrk_r>:
 800c0a0:	b538      	push	{r3, r4, r5, lr}
 800c0a2:	4d06      	ldr	r5, [pc, #24]	; (800c0bc <_sbrk_r+0x1c>)
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	4604      	mov	r4, r0
 800c0a8:	4608      	mov	r0, r1
 800c0aa:	602b      	str	r3, [r5, #0]
 800c0ac:	f7f5 fcec 	bl	8001a88 <_sbrk>
 800c0b0:	1c43      	adds	r3, r0, #1
 800c0b2:	d102      	bne.n	800c0ba <_sbrk_r+0x1a>
 800c0b4:	682b      	ldr	r3, [r5, #0]
 800c0b6:	b103      	cbz	r3, 800c0ba <_sbrk_r+0x1a>
 800c0b8:	6023      	str	r3, [r4, #0]
 800c0ba:	bd38      	pop	{r3, r4, r5, pc}
 800c0bc:	20000864 	.word	0x20000864

0800c0c0 <memcpy>:
 800c0c0:	440a      	add	r2, r1
 800c0c2:	4291      	cmp	r1, r2
 800c0c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c0c8:	d100      	bne.n	800c0cc <memcpy+0xc>
 800c0ca:	4770      	bx	lr
 800c0cc:	b510      	push	{r4, lr}
 800c0ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0d6:	4291      	cmp	r1, r2
 800c0d8:	d1f9      	bne.n	800c0ce <memcpy+0xe>
 800c0da:	bd10      	pop	{r4, pc}

0800c0dc <abort>:
 800c0dc:	b508      	push	{r3, lr}
 800c0de:	2006      	movs	r0, #6
 800c0e0:	f000 fa68 	bl	800c5b4 <raise>
 800c0e4:	2001      	movs	r0, #1
 800c0e6:	f7f5 fc57 	bl	8001998 <_exit>

0800c0ea <_calloc_r>:
 800c0ea:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c0ec:	fba1 2402 	umull	r2, r4, r1, r2
 800c0f0:	b94c      	cbnz	r4, 800c106 <_calloc_r+0x1c>
 800c0f2:	4611      	mov	r1, r2
 800c0f4:	9201      	str	r2, [sp, #4]
 800c0f6:	f7ff f999 	bl	800b42c <_malloc_r>
 800c0fa:	9a01      	ldr	r2, [sp, #4]
 800c0fc:	4605      	mov	r5, r0
 800c0fe:	b930      	cbnz	r0, 800c10e <_calloc_r+0x24>
 800c100:	4628      	mov	r0, r5
 800c102:	b003      	add	sp, #12
 800c104:	bd30      	pop	{r4, r5, pc}
 800c106:	220c      	movs	r2, #12
 800c108:	6002      	str	r2, [r0, #0]
 800c10a:	2500      	movs	r5, #0
 800c10c:	e7f8      	b.n	800c100 <_calloc_r+0x16>
 800c10e:	4621      	mov	r1, r4
 800c110:	f7fe f9a5 	bl	800a45e <memset>
 800c114:	e7f4      	b.n	800c100 <_calloc_r+0x16>

0800c116 <__ascii_mbtowc>:
 800c116:	b082      	sub	sp, #8
 800c118:	b901      	cbnz	r1, 800c11c <__ascii_mbtowc+0x6>
 800c11a:	a901      	add	r1, sp, #4
 800c11c:	b142      	cbz	r2, 800c130 <__ascii_mbtowc+0x1a>
 800c11e:	b14b      	cbz	r3, 800c134 <__ascii_mbtowc+0x1e>
 800c120:	7813      	ldrb	r3, [r2, #0]
 800c122:	600b      	str	r3, [r1, #0]
 800c124:	7812      	ldrb	r2, [r2, #0]
 800c126:	1e10      	subs	r0, r2, #0
 800c128:	bf18      	it	ne
 800c12a:	2001      	movne	r0, #1
 800c12c:	b002      	add	sp, #8
 800c12e:	4770      	bx	lr
 800c130:	4610      	mov	r0, r2
 800c132:	e7fb      	b.n	800c12c <__ascii_mbtowc+0x16>
 800c134:	f06f 0001 	mvn.w	r0, #1
 800c138:	e7f8      	b.n	800c12c <__ascii_mbtowc+0x16>

0800c13a <_realloc_r>:
 800c13a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c13e:	4680      	mov	r8, r0
 800c140:	4614      	mov	r4, r2
 800c142:	460e      	mov	r6, r1
 800c144:	b921      	cbnz	r1, 800c150 <_realloc_r+0x16>
 800c146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c14a:	4611      	mov	r1, r2
 800c14c:	f7ff b96e 	b.w	800b42c <_malloc_r>
 800c150:	b92a      	cbnz	r2, 800c15e <_realloc_r+0x24>
 800c152:	f7ff f8f7 	bl	800b344 <_free_r>
 800c156:	4625      	mov	r5, r4
 800c158:	4628      	mov	r0, r5
 800c15a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c15e:	f000 fa45 	bl	800c5ec <_malloc_usable_size_r>
 800c162:	4284      	cmp	r4, r0
 800c164:	4607      	mov	r7, r0
 800c166:	d802      	bhi.n	800c16e <_realloc_r+0x34>
 800c168:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c16c:	d812      	bhi.n	800c194 <_realloc_r+0x5a>
 800c16e:	4621      	mov	r1, r4
 800c170:	4640      	mov	r0, r8
 800c172:	f7ff f95b 	bl	800b42c <_malloc_r>
 800c176:	4605      	mov	r5, r0
 800c178:	2800      	cmp	r0, #0
 800c17a:	d0ed      	beq.n	800c158 <_realloc_r+0x1e>
 800c17c:	42bc      	cmp	r4, r7
 800c17e:	4622      	mov	r2, r4
 800c180:	4631      	mov	r1, r6
 800c182:	bf28      	it	cs
 800c184:	463a      	movcs	r2, r7
 800c186:	f7ff ff9b 	bl	800c0c0 <memcpy>
 800c18a:	4631      	mov	r1, r6
 800c18c:	4640      	mov	r0, r8
 800c18e:	f7ff f8d9 	bl	800b344 <_free_r>
 800c192:	e7e1      	b.n	800c158 <_realloc_r+0x1e>
 800c194:	4635      	mov	r5, r6
 800c196:	e7df      	b.n	800c158 <_realloc_r+0x1e>

0800c198 <__ascii_wctomb>:
 800c198:	b149      	cbz	r1, 800c1ae <__ascii_wctomb+0x16>
 800c19a:	2aff      	cmp	r2, #255	; 0xff
 800c19c:	bf85      	ittet	hi
 800c19e:	238a      	movhi	r3, #138	; 0x8a
 800c1a0:	6003      	strhi	r3, [r0, #0]
 800c1a2:	700a      	strbls	r2, [r1, #0]
 800c1a4:	f04f 30ff 	movhi.w	r0, #4294967295
 800c1a8:	bf98      	it	ls
 800c1aa:	2001      	movls	r0, #1
 800c1ac:	4770      	bx	lr
 800c1ae:	4608      	mov	r0, r1
 800c1b0:	4770      	bx	lr

0800c1b2 <__sfputc_r>:
 800c1b2:	6893      	ldr	r3, [r2, #8]
 800c1b4:	3b01      	subs	r3, #1
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	b410      	push	{r4}
 800c1ba:	6093      	str	r3, [r2, #8]
 800c1bc:	da08      	bge.n	800c1d0 <__sfputc_r+0x1e>
 800c1be:	6994      	ldr	r4, [r2, #24]
 800c1c0:	42a3      	cmp	r3, r4
 800c1c2:	db01      	blt.n	800c1c8 <__sfputc_r+0x16>
 800c1c4:	290a      	cmp	r1, #10
 800c1c6:	d103      	bne.n	800c1d0 <__sfputc_r+0x1e>
 800c1c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1cc:	f000 b934 	b.w	800c438 <__swbuf_r>
 800c1d0:	6813      	ldr	r3, [r2, #0]
 800c1d2:	1c58      	adds	r0, r3, #1
 800c1d4:	6010      	str	r0, [r2, #0]
 800c1d6:	7019      	strb	r1, [r3, #0]
 800c1d8:	4608      	mov	r0, r1
 800c1da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1de:	4770      	bx	lr

0800c1e0 <__sfputs_r>:
 800c1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1e2:	4606      	mov	r6, r0
 800c1e4:	460f      	mov	r7, r1
 800c1e6:	4614      	mov	r4, r2
 800c1e8:	18d5      	adds	r5, r2, r3
 800c1ea:	42ac      	cmp	r4, r5
 800c1ec:	d101      	bne.n	800c1f2 <__sfputs_r+0x12>
 800c1ee:	2000      	movs	r0, #0
 800c1f0:	e007      	b.n	800c202 <__sfputs_r+0x22>
 800c1f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1f6:	463a      	mov	r2, r7
 800c1f8:	4630      	mov	r0, r6
 800c1fa:	f7ff ffda 	bl	800c1b2 <__sfputc_r>
 800c1fe:	1c43      	adds	r3, r0, #1
 800c200:	d1f3      	bne.n	800c1ea <__sfputs_r+0xa>
 800c202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c204 <_vfiprintf_r>:
 800c204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c208:	460d      	mov	r5, r1
 800c20a:	b09d      	sub	sp, #116	; 0x74
 800c20c:	4614      	mov	r4, r2
 800c20e:	4698      	mov	r8, r3
 800c210:	4606      	mov	r6, r0
 800c212:	b118      	cbz	r0, 800c21c <_vfiprintf_r+0x18>
 800c214:	6a03      	ldr	r3, [r0, #32]
 800c216:	b90b      	cbnz	r3, 800c21c <_vfiprintf_r+0x18>
 800c218:	f7fe f874 	bl	800a304 <__sinit>
 800c21c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c21e:	07d9      	lsls	r1, r3, #31
 800c220:	d405      	bmi.n	800c22e <_vfiprintf_r+0x2a>
 800c222:	89ab      	ldrh	r3, [r5, #12]
 800c224:	059a      	lsls	r2, r3, #22
 800c226:	d402      	bmi.n	800c22e <_vfiprintf_r+0x2a>
 800c228:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c22a:	f7fe f9f1 	bl	800a610 <__retarget_lock_acquire_recursive>
 800c22e:	89ab      	ldrh	r3, [r5, #12]
 800c230:	071b      	lsls	r3, r3, #28
 800c232:	d501      	bpl.n	800c238 <_vfiprintf_r+0x34>
 800c234:	692b      	ldr	r3, [r5, #16]
 800c236:	b99b      	cbnz	r3, 800c260 <_vfiprintf_r+0x5c>
 800c238:	4629      	mov	r1, r5
 800c23a:	4630      	mov	r0, r6
 800c23c:	f000 f93a 	bl	800c4b4 <__swsetup_r>
 800c240:	b170      	cbz	r0, 800c260 <_vfiprintf_r+0x5c>
 800c242:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c244:	07dc      	lsls	r4, r3, #31
 800c246:	d504      	bpl.n	800c252 <_vfiprintf_r+0x4e>
 800c248:	f04f 30ff 	mov.w	r0, #4294967295
 800c24c:	b01d      	add	sp, #116	; 0x74
 800c24e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c252:	89ab      	ldrh	r3, [r5, #12]
 800c254:	0598      	lsls	r0, r3, #22
 800c256:	d4f7      	bmi.n	800c248 <_vfiprintf_r+0x44>
 800c258:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c25a:	f7fe f9da 	bl	800a612 <__retarget_lock_release_recursive>
 800c25e:	e7f3      	b.n	800c248 <_vfiprintf_r+0x44>
 800c260:	2300      	movs	r3, #0
 800c262:	9309      	str	r3, [sp, #36]	; 0x24
 800c264:	2320      	movs	r3, #32
 800c266:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c26a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c26e:	2330      	movs	r3, #48	; 0x30
 800c270:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c424 <_vfiprintf_r+0x220>
 800c274:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c278:	f04f 0901 	mov.w	r9, #1
 800c27c:	4623      	mov	r3, r4
 800c27e:	469a      	mov	sl, r3
 800c280:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c284:	b10a      	cbz	r2, 800c28a <_vfiprintf_r+0x86>
 800c286:	2a25      	cmp	r2, #37	; 0x25
 800c288:	d1f9      	bne.n	800c27e <_vfiprintf_r+0x7a>
 800c28a:	ebba 0b04 	subs.w	fp, sl, r4
 800c28e:	d00b      	beq.n	800c2a8 <_vfiprintf_r+0xa4>
 800c290:	465b      	mov	r3, fp
 800c292:	4622      	mov	r2, r4
 800c294:	4629      	mov	r1, r5
 800c296:	4630      	mov	r0, r6
 800c298:	f7ff ffa2 	bl	800c1e0 <__sfputs_r>
 800c29c:	3001      	adds	r0, #1
 800c29e:	f000 80a9 	beq.w	800c3f4 <_vfiprintf_r+0x1f0>
 800c2a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c2a4:	445a      	add	r2, fp
 800c2a6:	9209      	str	r2, [sp, #36]	; 0x24
 800c2a8:	f89a 3000 	ldrb.w	r3, [sl]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	f000 80a1 	beq.w	800c3f4 <_vfiprintf_r+0x1f0>
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	f04f 32ff 	mov.w	r2, #4294967295
 800c2b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2bc:	f10a 0a01 	add.w	sl, sl, #1
 800c2c0:	9304      	str	r3, [sp, #16]
 800c2c2:	9307      	str	r3, [sp, #28]
 800c2c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c2c8:	931a      	str	r3, [sp, #104]	; 0x68
 800c2ca:	4654      	mov	r4, sl
 800c2cc:	2205      	movs	r2, #5
 800c2ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2d2:	4854      	ldr	r0, [pc, #336]	; (800c424 <_vfiprintf_r+0x220>)
 800c2d4:	f7f3 ffb4 	bl	8000240 <memchr>
 800c2d8:	9a04      	ldr	r2, [sp, #16]
 800c2da:	b9d8      	cbnz	r0, 800c314 <_vfiprintf_r+0x110>
 800c2dc:	06d1      	lsls	r1, r2, #27
 800c2de:	bf44      	itt	mi
 800c2e0:	2320      	movmi	r3, #32
 800c2e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2e6:	0713      	lsls	r3, r2, #28
 800c2e8:	bf44      	itt	mi
 800c2ea:	232b      	movmi	r3, #43	; 0x2b
 800c2ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2f0:	f89a 3000 	ldrb.w	r3, [sl]
 800c2f4:	2b2a      	cmp	r3, #42	; 0x2a
 800c2f6:	d015      	beq.n	800c324 <_vfiprintf_r+0x120>
 800c2f8:	9a07      	ldr	r2, [sp, #28]
 800c2fa:	4654      	mov	r4, sl
 800c2fc:	2000      	movs	r0, #0
 800c2fe:	f04f 0c0a 	mov.w	ip, #10
 800c302:	4621      	mov	r1, r4
 800c304:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c308:	3b30      	subs	r3, #48	; 0x30
 800c30a:	2b09      	cmp	r3, #9
 800c30c:	d94d      	bls.n	800c3aa <_vfiprintf_r+0x1a6>
 800c30e:	b1b0      	cbz	r0, 800c33e <_vfiprintf_r+0x13a>
 800c310:	9207      	str	r2, [sp, #28]
 800c312:	e014      	b.n	800c33e <_vfiprintf_r+0x13a>
 800c314:	eba0 0308 	sub.w	r3, r0, r8
 800c318:	fa09 f303 	lsl.w	r3, r9, r3
 800c31c:	4313      	orrs	r3, r2
 800c31e:	9304      	str	r3, [sp, #16]
 800c320:	46a2      	mov	sl, r4
 800c322:	e7d2      	b.n	800c2ca <_vfiprintf_r+0xc6>
 800c324:	9b03      	ldr	r3, [sp, #12]
 800c326:	1d19      	adds	r1, r3, #4
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	9103      	str	r1, [sp, #12]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	bfbb      	ittet	lt
 800c330:	425b      	neglt	r3, r3
 800c332:	f042 0202 	orrlt.w	r2, r2, #2
 800c336:	9307      	strge	r3, [sp, #28]
 800c338:	9307      	strlt	r3, [sp, #28]
 800c33a:	bfb8      	it	lt
 800c33c:	9204      	strlt	r2, [sp, #16]
 800c33e:	7823      	ldrb	r3, [r4, #0]
 800c340:	2b2e      	cmp	r3, #46	; 0x2e
 800c342:	d10c      	bne.n	800c35e <_vfiprintf_r+0x15a>
 800c344:	7863      	ldrb	r3, [r4, #1]
 800c346:	2b2a      	cmp	r3, #42	; 0x2a
 800c348:	d134      	bne.n	800c3b4 <_vfiprintf_r+0x1b0>
 800c34a:	9b03      	ldr	r3, [sp, #12]
 800c34c:	1d1a      	adds	r2, r3, #4
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	9203      	str	r2, [sp, #12]
 800c352:	2b00      	cmp	r3, #0
 800c354:	bfb8      	it	lt
 800c356:	f04f 33ff 	movlt.w	r3, #4294967295
 800c35a:	3402      	adds	r4, #2
 800c35c:	9305      	str	r3, [sp, #20]
 800c35e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c434 <_vfiprintf_r+0x230>
 800c362:	7821      	ldrb	r1, [r4, #0]
 800c364:	2203      	movs	r2, #3
 800c366:	4650      	mov	r0, sl
 800c368:	f7f3 ff6a 	bl	8000240 <memchr>
 800c36c:	b138      	cbz	r0, 800c37e <_vfiprintf_r+0x17a>
 800c36e:	9b04      	ldr	r3, [sp, #16]
 800c370:	eba0 000a 	sub.w	r0, r0, sl
 800c374:	2240      	movs	r2, #64	; 0x40
 800c376:	4082      	lsls	r2, r0
 800c378:	4313      	orrs	r3, r2
 800c37a:	3401      	adds	r4, #1
 800c37c:	9304      	str	r3, [sp, #16]
 800c37e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c382:	4829      	ldr	r0, [pc, #164]	; (800c428 <_vfiprintf_r+0x224>)
 800c384:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c388:	2206      	movs	r2, #6
 800c38a:	f7f3 ff59 	bl	8000240 <memchr>
 800c38e:	2800      	cmp	r0, #0
 800c390:	d03f      	beq.n	800c412 <_vfiprintf_r+0x20e>
 800c392:	4b26      	ldr	r3, [pc, #152]	; (800c42c <_vfiprintf_r+0x228>)
 800c394:	bb1b      	cbnz	r3, 800c3de <_vfiprintf_r+0x1da>
 800c396:	9b03      	ldr	r3, [sp, #12]
 800c398:	3307      	adds	r3, #7
 800c39a:	f023 0307 	bic.w	r3, r3, #7
 800c39e:	3308      	adds	r3, #8
 800c3a0:	9303      	str	r3, [sp, #12]
 800c3a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c3a4:	443b      	add	r3, r7
 800c3a6:	9309      	str	r3, [sp, #36]	; 0x24
 800c3a8:	e768      	b.n	800c27c <_vfiprintf_r+0x78>
 800c3aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3ae:	460c      	mov	r4, r1
 800c3b0:	2001      	movs	r0, #1
 800c3b2:	e7a6      	b.n	800c302 <_vfiprintf_r+0xfe>
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	3401      	adds	r4, #1
 800c3b8:	9305      	str	r3, [sp, #20]
 800c3ba:	4619      	mov	r1, r3
 800c3bc:	f04f 0c0a 	mov.w	ip, #10
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3c6:	3a30      	subs	r2, #48	; 0x30
 800c3c8:	2a09      	cmp	r2, #9
 800c3ca:	d903      	bls.n	800c3d4 <_vfiprintf_r+0x1d0>
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d0c6      	beq.n	800c35e <_vfiprintf_r+0x15a>
 800c3d0:	9105      	str	r1, [sp, #20]
 800c3d2:	e7c4      	b.n	800c35e <_vfiprintf_r+0x15a>
 800c3d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c3d8:	4604      	mov	r4, r0
 800c3da:	2301      	movs	r3, #1
 800c3dc:	e7f0      	b.n	800c3c0 <_vfiprintf_r+0x1bc>
 800c3de:	ab03      	add	r3, sp, #12
 800c3e0:	9300      	str	r3, [sp, #0]
 800c3e2:	462a      	mov	r2, r5
 800c3e4:	4b12      	ldr	r3, [pc, #72]	; (800c430 <_vfiprintf_r+0x22c>)
 800c3e6:	a904      	add	r1, sp, #16
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	f7fd fb4b 	bl	8009a84 <_printf_float>
 800c3ee:	4607      	mov	r7, r0
 800c3f0:	1c78      	adds	r0, r7, #1
 800c3f2:	d1d6      	bne.n	800c3a2 <_vfiprintf_r+0x19e>
 800c3f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3f6:	07d9      	lsls	r1, r3, #31
 800c3f8:	d405      	bmi.n	800c406 <_vfiprintf_r+0x202>
 800c3fa:	89ab      	ldrh	r3, [r5, #12]
 800c3fc:	059a      	lsls	r2, r3, #22
 800c3fe:	d402      	bmi.n	800c406 <_vfiprintf_r+0x202>
 800c400:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c402:	f7fe f906 	bl	800a612 <__retarget_lock_release_recursive>
 800c406:	89ab      	ldrh	r3, [r5, #12]
 800c408:	065b      	lsls	r3, r3, #25
 800c40a:	f53f af1d 	bmi.w	800c248 <_vfiprintf_r+0x44>
 800c40e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c410:	e71c      	b.n	800c24c <_vfiprintf_r+0x48>
 800c412:	ab03      	add	r3, sp, #12
 800c414:	9300      	str	r3, [sp, #0]
 800c416:	462a      	mov	r2, r5
 800c418:	4b05      	ldr	r3, [pc, #20]	; (800c430 <_vfiprintf_r+0x22c>)
 800c41a:	a904      	add	r1, sp, #16
 800c41c:	4630      	mov	r0, r6
 800c41e:	f7fd fdd5 	bl	8009fcc <_printf_i>
 800c422:	e7e4      	b.n	800c3ee <_vfiprintf_r+0x1ea>
 800c424:	0800cb8c 	.word	0x0800cb8c
 800c428:	0800cb96 	.word	0x0800cb96
 800c42c:	08009a85 	.word	0x08009a85
 800c430:	0800c1e1 	.word	0x0800c1e1
 800c434:	0800cb92 	.word	0x0800cb92

0800c438 <__swbuf_r>:
 800c438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c43a:	460e      	mov	r6, r1
 800c43c:	4614      	mov	r4, r2
 800c43e:	4605      	mov	r5, r0
 800c440:	b118      	cbz	r0, 800c44a <__swbuf_r+0x12>
 800c442:	6a03      	ldr	r3, [r0, #32]
 800c444:	b90b      	cbnz	r3, 800c44a <__swbuf_r+0x12>
 800c446:	f7fd ff5d 	bl	800a304 <__sinit>
 800c44a:	69a3      	ldr	r3, [r4, #24]
 800c44c:	60a3      	str	r3, [r4, #8]
 800c44e:	89a3      	ldrh	r3, [r4, #12]
 800c450:	071a      	lsls	r2, r3, #28
 800c452:	d525      	bpl.n	800c4a0 <__swbuf_r+0x68>
 800c454:	6923      	ldr	r3, [r4, #16]
 800c456:	b31b      	cbz	r3, 800c4a0 <__swbuf_r+0x68>
 800c458:	6823      	ldr	r3, [r4, #0]
 800c45a:	6922      	ldr	r2, [r4, #16]
 800c45c:	1a98      	subs	r0, r3, r2
 800c45e:	6963      	ldr	r3, [r4, #20]
 800c460:	b2f6      	uxtb	r6, r6
 800c462:	4283      	cmp	r3, r0
 800c464:	4637      	mov	r7, r6
 800c466:	dc04      	bgt.n	800c472 <__swbuf_r+0x3a>
 800c468:	4621      	mov	r1, r4
 800c46a:	4628      	mov	r0, r5
 800c46c:	f7ff fdc4 	bl	800bff8 <_fflush_r>
 800c470:	b9e0      	cbnz	r0, 800c4ac <__swbuf_r+0x74>
 800c472:	68a3      	ldr	r3, [r4, #8]
 800c474:	3b01      	subs	r3, #1
 800c476:	60a3      	str	r3, [r4, #8]
 800c478:	6823      	ldr	r3, [r4, #0]
 800c47a:	1c5a      	adds	r2, r3, #1
 800c47c:	6022      	str	r2, [r4, #0]
 800c47e:	701e      	strb	r6, [r3, #0]
 800c480:	6962      	ldr	r2, [r4, #20]
 800c482:	1c43      	adds	r3, r0, #1
 800c484:	429a      	cmp	r2, r3
 800c486:	d004      	beq.n	800c492 <__swbuf_r+0x5a>
 800c488:	89a3      	ldrh	r3, [r4, #12]
 800c48a:	07db      	lsls	r3, r3, #31
 800c48c:	d506      	bpl.n	800c49c <__swbuf_r+0x64>
 800c48e:	2e0a      	cmp	r6, #10
 800c490:	d104      	bne.n	800c49c <__swbuf_r+0x64>
 800c492:	4621      	mov	r1, r4
 800c494:	4628      	mov	r0, r5
 800c496:	f7ff fdaf 	bl	800bff8 <_fflush_r>
 800c49a:	b938      	cbnz	r0, 800c4ac <__swbuf_r+0x74>
 800c49c:	4638      	mov	r0, r7
 800c49e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c4a0:	4621      	mov	r1, r4
 800c4a2:	4628      	mov	r0, r5
 800c4a4:	f000 f806 	bl	800c4b4 <__swsetup_r>
 800c4a8:	2800      	cmp	r0, #0
 800c4aa:	d0d5      	beq.n	800c458 <__swbuf_r+0x20>
 800c4ac:	f04f 37ff 	mov.w	r7, #4294967295
 800c4b0:	e7f4      	b.n	800c49c <__swbuf_r+0x64>
	...

0800c4b4 <__swsetup_r>:
 800c4b4:	b538      	push	{r3, r4, r5, lr}
 800c4b6:	4b2a      	ldr	r3, [pc, #168]	; (800c560 <__swsetup_r+0xac>)
 800c4b8:	4605      	mov	r5, r0
 800c4ba:	6818      	ldr	r0, [r3, #0]
 800c4bc:	460c      	mov	r4, r1
 800c4be:	b118      	cbz	r0, 800c4c8 <__swsetup_r+0x14>
 800c4c0:	6a03      	ldr	r3, [r0, #32]
 800c4c2:	b90b      	cbnz	r3, 800c4c8 <__swsetup_r+0x14>
 800c4c4:	f7fd ff1e 	bl	800a304 <__sinit>
 800c4c8:	89a3      	ldrh	r3, [r4, #12]
 800c4ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c4ce:	0718      	lsls	r0, r3, #28
 800c4d0:	d422      	bmi.n	800c518 <__swsetup_r+0x64>
 800c4d2:	06d9      	lsls	r1, r3, #27
 800c4d4:	d407      	bmi.n	800c4e6 <__swsetup_r+0x32>
 800c4d6:	2309      	movs	r3, #9
 800c4d8:	602b      	str	r3, [r5, #0]
 800c4da:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c4de:	81a3      	strh	r3, [r4, #12]
 800c4e0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4e4:	e034      	b.n	800c550 <__swsetup_r+0x9c>
 800c4e6:	0758      	lsls	r0, r3, #29
 800c4e8:	d512      	bpl.n	800c510 <__swsetup_r+0x5c>
 800c4ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c4ec:	b141      	cbz	r1, 800c500 <__swsetup_r+0x4c>
 800c4ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c4f2:	4299      	cmp	r1, r3
 800c4f4:	d002      	beq.n	800c4fc <__swsetup_r+0x48>
 800c4f6:	4628      	mov	r0, r5
 800c4f8:	f7fe ff24 	bl	800b344 <_free_r>
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	6363      	str	r3, [r4, #52]	; 0x34
 800c500:	89a3      	ldrh	r3, [r4, #12]
 800c502:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c506:	81a3      	strh	r3, [r4, #12]
 800c508:	2300      	movs	r3, #0
 800c50a:	6063      	str	r3, [r4, #4]
 800c50c:	6923      	ldr	r3, [r4, #16]
 800c50e:	6023      	str	r3, [r4, #0]
 800c510:	89a3      	ldrh	r3, [r4, #12]
 800c512:	f043 0308 	orr.w	r3, r3, #8
 800c516:	81a3      	strh	r3, [r4, #12]
 800c518:	6923      	ldr	r3, [r4, #16]
 800c51a:	b94b      	cbnz	r3, 800c530 <__swsetup_r+0x7c>
 800c51c:	89a3      	ldrh	r3, [r4, #12]
 800c51e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c522:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c526:	d003      	beq.n	800c530 <__swsetup_r+0x7c>
 800c528:	4621      	mov	r1, r4
 800c52a:	4628      	mov	r0, r5
 800c52c:	f000 f88c 	bl	800c648 <__smakebuf_r>
 800c530:	89a0      	ldrh	r0, [r4, #12]
 800c532:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c536:	f010 0301 	ands.w	r3, r0, #1
 800c53a:	d00a      	beq.n	800c552 <__swsetup_r+0x9e>
 800c53c:	2300      	movs	r3, #0
 800c53e:	60a3      	str	r3, [r4, #8]
 800c540:	6963      	ldr	r3, [r4, #20]
 800c542:	425b      	negs	r3, r3
 800c544:	61a3      	str	r3, [r4, #24]
 800c546:	6923      	ldr	r3, [r4, #16]
 800c548:	b943      	cbnz	r3, 800c55c <__swsetup_r+0xa8>
 800c54a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c54e:	d1c4      	bne.n	800c4da <__swsetup_r+0x26>
 800c550:	bd38      	pop	{r3, r4, r5, pc}
 800c552:	0781      	lsls	r1, r0, #30
 800c554:	bf58      	it	pl
 800c556:	6963      	ldrpl	r3, [r4, #20]
 800c558:	60a3      	str	r3, [r4, #8]
 800c55a:	e7f4      	b.n	800c546 <__swsetup_r+0x92>
 800c55c:	2000      	movs	r0, #0
 800c55e:	e7f7      	b.n	800c550 <__swsetup_r+0x9c>
 800c560:	20000128 	.word	0x20000128

0800c564 <_raise_r>:
 800c564:	291f      	cmp	r1, #31
 800c566:	b538      	push	{r3, r4, r5, lr}
 800c568:	4604      	mov	r4, r0
 800c56a:	460d      	mov	r5, r1
 800c56c:	d904      	bls.n	800c578 <_raise_r+0x14>
 800c56e:	2316      	movs	r3, #22
 800c570:	6003      	str	r3, [r0, #0]
 800c572:	f04f 30ff 	mov.w	r0, #4294967295
 800c576:	bd38      	pop	{r3, r4, r5, pc}
 800c578:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c57a:	b112      	cbz	r2, 800c582 <_raise_r+0x1e>
 800c57c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c580:	b94b      	cbnz	r3, 800c596 <_raise_r+0x32>
 800c582:	4620      	mov	r0, r4
 800c584:	f000 f830 	bl	800c5e8 <_getpid_r>
 800c588:	462a      	mov	r2, r5
 800c58a:	4601      	mov	r1, r0
 800c58c:	4620      	mov	r0, r4
 800c58e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c592:	f000 b817 	b.w	800c5c4 <_kill_r>
 800c596:	2b01      	cmp	r3, #1
 800c598:	d00a      	beq.n	800c5b0 <_raise_r+0x4c>
 800c59a:	1c59      	adds	r1, r3, #1
 800c59c:	d103      	bne.n	800c5a6 <_raise_r+0x42>
 800c59e:	2316      	movs	r3, #22
 800c5a0:	6003      	str	r3, [r0, #0]
 800c5a2:	2001      	movs	r0, #1
 800c5a4:	e7e7      	b.n	800c576 <_raise_r+0x12>
 800c5a6:	2400      	movs	r4, #0
 800c5a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c5ac:	4628      	mov	r0, r5
 800c5ae:	4798      	blx	r3
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	e7e0      	b.n	800c576 <_raise_r+0x12>

0800c5b4 <raise>:
 800c5b4:	4b02      	ldr	r3, [pc, #8]	; (800c5c0 <raise+0xc>)
 800c5b6:	4601      	mov	r1, r0
 800c5b8:	6818      	ldr	r0, [r3, #0]
 800c5ba:	f7ff bfd3 	b.w	800c564 <_raise_r>
 800c5be:	bf00      	nop
 800c5c0:	20000128 	.word	0x20000128

0800c5c4 <_kill_r>:
 800c5c4:	b538      	push	{r3, r4, r5, lr}
 800c5c6:	4d07      	ldr	r5, [pc, #28]	; (800c5e4 <_kill_r+0x20>)
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	4604      	mov	r4, r0
 800c5cc:	4608      	mov	r0, r1
 800c5ce:	4611      	mov	r1, r2
 800c5d0:	602b      	str	r3, [r5, #0]
 800c5d2:	f7f5 f9d1 	bl	8001978 <_kill>
 800c5d6:	1c43      	adds	r3, r0, #1
 800c5d8:	d102      	bne.n	800c5e0 <_kill_r+0x1c>
 800c5da:	682b      	ldr	r3, [r5, #0]
 800c5dc:	b103      	cbz	r3, 800c5e0 <_kill_r+0x1c>
 800c5de:	6023      	str	r3, [r4, #0]
 800c5e0:	bd38      	pop	{r3, r4, r5, pc}
 800c5e2:	bf00      	nop
 800c5e4:	20000864 	.word	0x20000864

0800c5e8 <_getpid_r>:
 800c5e8:	f7f5 b9be 	b.w	8001968 <_getpid>

0800c5ec <_malloc_usable_size_r>:
 800c5ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5f0:	1f18      	subs	r0, r3, #4
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	bfbc      	itt	lt
 800c5f6:	580b      	ldrlt	r3, [r1, r0]
 800c5f8:	18c0      	addlt	r0, r0, r3
 800c5fa:	4770      	bx	lr

0800c5fc <__swhatbuf_r>:
 800c5fc:	b570      	push	{r4, r5, r6, lr}
 800c5fe:	460c      	mov	r4, r1
 800c600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c604:	2900      	cmp	r1, #0
 800c606:	b096      	sub	sp, #88	; 0x58
 800c608:	4615      	mov	r5, r2
 800c60a:	461e      	mov	r6, r3
 800c60c:	da0d      	bge.n	800c62a <__swhatbuf_r+0x2e>
 800c60e:	89a3      	ldrh	r3, [r4, #12]
 800c610:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c614:	f04f 0100 	mov.w	r1, #0
 800c618:	bf0c      	ite	eq
 800c61a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c61e:	2340      	movne	r3, #64	; 0x40
 800c620:	2000      	movs	r0, #0
 800c622:	6031      	str	r1, [r6, #0]
 800c624:	602b      	str	r3, [r5, #0]
 800c626:	b016      	add	sp, #88	; 0x58
 800c628:	bd70      	pop	{r4, r5, r6, pc}
 800c62a:	466a      	mov	r2, sp
 800c62c:	f000 f848 	bl	800c6c0 <_fstat_r>
 800c630:	2800      	cmp	r0, #0
 800c632:	dbec      	blt.n	800c60e <__swhatbuf_r+0x12>
 800c634:	9901      	ldr	r1, [sp, #4]
 800c636:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c63a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c63e:	4259      	negs	r1, r3
 800c640:	4159      	adcs	r1, r3
 800c642:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c646:	e7eb      	b.n	800c620 <__swhatbuf_r+0x24>

0800c648 <__smakebuf_r>:
 800c648:	898b      	ldrh	r3, [r1, #12]
 800c64a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c64c:	079d      	lsls	r5, r3, #30
 800c64e:	4606      	mov	r6, r0
 800c650:	460c      	mov	r4, r1
 800c652:	d507      	bpl.n	800c664 <__smakebuf_r+0x1c>
 800c654:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c658:	6023      	str	r3, [r4, #0]
 800c65a:	6123      	str	r3, [r4, #16]
 800c65c:	2301      	movs	r3, #1
 800c65e:	6163      	str	r3, [r4, #20]
 800c660:	b002      	add	sp, #8
 800c662:	bd70      	pop	{r4, r5, r6, pc}
 800c664:	ab01      	add	r3, sp, #4
 800c666:	466a      	mov	r2, sp
 800c668:	f7ff ffc8 	bl	800c5fc <__swhatbuf_r>
 800c66c:	9900      	ldr	r1, [sp, #0]
 800c66e:	4605      	mov	r5, r0
 800c670:	4630      	mov	r0, r6
 800c672:	f7fe fedb 	bl	800b42c <_malloc_r>
 800c676:	b948      	cbnz	r0, 800c68c <__smakebuf_r+0x44>
 800c678:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c67c:	059a      	lsls	r2, r3, #22
 800c67e:	d4ef      	bmi.n	800c660 <__smakebuf_r+0x18>
 800c680:	f023 0303 	bic.w	r3, r3, #3
 800c684:	f043 0302 	orr.w	r3, r3, #2
 800c688:	81a3      	strh	r3, [r4, #12]
 800c68a:	e7e3      	b.n	800c654 <__smakebuf_r+0xc>
 800c68c:	89a3      	ldrh	r3, [r4, #12]
 800c68e:	6020      	str	r0, [r4, #0]
 800c690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c694:	81a3      	strh	r3, [r4, #12]
 800c696:	9b00      	ldr	r3, [sp, #0]
 800c698:	6163      	str	r3, [r4, #20]
 800c69a:	9b01      	ldr	r3, [sp, #4]
 800c69c:	6120      	str	r0, [r4, #16]
 800c69e:	b15b      	cbz	r3, 800c6b8 <__smakebuf_r+0x70>
 800c6a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6a4:	4630      	mov	r0, r6
 800c6a6:	f000 f81d 	bl	800c6e4 <_isatty_r>
 800c6aa:	b128      	cbz	r0, 800c6b8 <__smakebuf_r+0x70>
 800c6ac:	89a3      	ldrh	r3, [r4, #12]
 800c6ae:	f023 0303 	bic.w	r3, r3, #3
 800c6b2:	f043 0301 	orr.w	r3, r3, #1
 800c6b6:	81a3      	strh	r3, [r4, #12]
 800c6b8:	89a3      	ldrh	r3, [r4, #12]
 800c6ba:	431d      	orrs	r5, r3
 800c6bc:	81a5      	strh	r5, [r4, #12]
 800c6be:	e7cf      	b.n	800c660 <__smakebuf_r+0x18>

0800c6c0 <_fstat_r>:
 800c6c0:	b538      	push	{r3, r4, r5, lr}
 800c6c2:	4d07      	ldr	r5, [pc, #28]	; (800c6e0 <_fstat_r+0x20>)
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	4608      	mov	r0, r1
 800c6ca:	4611      	mov	r1, r2
 800c6cc:	602b      	str	r3, [r5, #0]
 800c6ce:	f7f5 f9b2 	bl	8001a36 <_fstat>
 800c6d2:	1c43      	adds	r3, r0, #1
 800c6d4:	d102      	bne.n	800c6dc <_fstat_r+0x1c>
 800c6d6:	682b      	ldr	r3, [r5, #0]
 800c6d8:	b103      	cbz	r3, 800c6dc <_fstat_r+0x1c>
 800c6da:	6023      	str	r3, [r4, #0]
 800c6dc:	bd38      	pop	{r3, r4, r5, pc}
 800c6de:	bf00      	nop
 800c6e0:	20000864 	.word	0x20000864

0800c6e4 <_isatty_r>:
 800c6e4:	b538      	push	{r3, r4, r5, lr}
 800c6e6:	4d06      	ldr	r5, [pc, #24]	; (800c700 <_isatty_r+0x1c>)
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	4604      	mov	r4, r0
 800c6ec:	4608      	mov	r0, r1
 800c6ee:	602b      	str	r3, [r5, #0]
 800c6f0:	f7f5 f9b1 	bl	8001a56 <_isatty>
 800c6f4:	1c43      	adds	r3, r0, #1
 800c6f6:	d102      	bne.n	800c6fe <_isatty_r+0x1a>
 800c6f8:	682b      	ldr	r3, [r5, #0]
 800c6fa:	b103      	cbz	r3, 800c6fe <_isatty_r+0x1a>
 800c6fc:	6023      	str	r3, [r4, #0]
 800c6fe:	bd38      	pop	{r3, r4, r5, pc}
 800c700:	20000864 	.word	0x20000864

0800c704 <_init>:
 800c704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c706:	bf00      	nop
 800c708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c70a:	bc08      	pop	{r3}
 800c70c:	469e      	mov	lr, r3
 800c70e:	4770      	bx	lr

0800c710 <_fini>:
 800c710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c712:	bf00      	nop
 800c714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c716:	bc08      	pop	{r3}
 800c718:	469e      	mov	lr, r3
 800c71a:	4770      	bx	lr
